Zero Static Power Dissipation Biasing of RSFQ Circuits

被引：245
|
作者：
Kirichenko, D. E. [1 ]
Sarwana, S. [1 ]
Kirichenko, A. F. [1 ]
机构：
[1] Hypres Inc, Elmsford, NY 10523 USA
来源：
IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY | 2011年 / 21卷 / 03期
关键词：
Cryogenic; detector readout; low power; power efficient; RSFQ; SFQ; switching energy;
D O I：
10.1109/TASC.2010.2098432
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
We present a novel, resistor-free approach to dc biasing of RSFQ circuits, known as Energy-efficient RSFQ (ERSFQ). This biasing scheme does not dissipate energy in the static (non-active) mode, and dissipates orders of magnitude less power than traditional RSFQ while operating. Using this approach, we have designed, fabricated and successfully tested at low and high speed a D flip-flop with complementary outputs and several static frequency dividers. We present the method, demonstrate experimental results, and discuss future implementations of ERSFQ.
引用
收藏
页码：776 / 779
页数：4
相关论文
共 50 条
  • [1] Delay insensitive RSFQ circuits with zero static power dissipation
    Polonsky, S
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 1999, 9 (02) : 3535 - 3538
  • [2] Reduction of power consumption of RSFQ circuits by inductance-load biasing
    Div. of Elec. and Comp. Engineering, Yokohama National University, Tokiwadai 79-5, Hodogaya-ku, Yokohama 240-8501, Japan
    Supercond Sci Technol, 11 (918-920):
  • [3] Reduction of power consumption of RSFQ circuits by inductance-load biasing
    Yoshikawa, N
    Kato, Y
    SUPERCONDUCTOR SCIENCE & TECHNOLOGY, 1999, 12 (11): : 918 - 920
  • [4] Serial Biasing Technique for Electronic Design Automation in RSFQ Circuits
    Shukla, Ashish
    Filippov, Timur, V
    Kirichenko, Dmitri E.
    Meher, Sukanya S.
    Celik, Mustafa Eren
    Seok, Mingoo
    Gupta, Deepnarayan
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2022, 32 (09)
  • [5] Static power dissipation in adder circuits: The UDSM domain
    Cayouette, Steve
    Al-Khalili, Dhamin
    VLSI CIRCUITS AND SYSTEMS IV, 2009, 7363
  • [6] Methods for testing path delay and static faults in RSFQ circuits
    Li, Mingye
    Wang, Fangzhou
    Gupta, Sandeep
    2022 IEEE 40TH VLSI TEST SYMPOSIUM (VTS), 2022,
  • [7] Frequency tunable magnetostatic wave filters with zero static power magnetic biasing circuitry
    Du, Xingyu
    Idjadi, Mohamad Hossein
    Ding, Yixiao
    Zhang, Tao
    Geers, Alexander J.
    Yao, Shun
    Pyo, Jun Beom
    Aflatouni, Firooz
    Allen, Mark
    Olsson III, Roy H.
    NATURE COMMUNICATIONS, 2024, 15 (01)
  • [8] ZERO POWER DISSIPATION
    SARPANGAL, S
    ELECTRONIC ENGINEERING, 1976, 48 (582): : 20 - 20
  • [9] NEW RSFQ CIRCUITS
    Polonsky, S. V.
    Semenov, V. K.
    Bunyk, P. I.
    Kirichenko, A. F.
    Kidiyarova-Shevchenko, A. Yu.
    Mukhanov, O. A.
    Shevchenko, P. N.
    Schneider, D. F.
    Zinoviev, D. Yu.
    Likharev, K. K.
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 1993, 3 (01) : 2566 - 2577
  • [10] Designing analog circuits with reduced biasing power
    Hashemian, Reza
    2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2006, : 1069 - 1072
12345