Assembly and Reliability of Advanced Packaging Technologies in High Speed Networking Applications

被引:4
作者
Savic, John [1 ]
Aria, Percy [1 ]
Priest, Judy [1 ]
Ahmad, Mudasir [1 ]
Hubbard, Ken [1 ]
Pomerleau, Real [1 ]
Teng, Sue [1 ]
Nagar, Mohan [1 ]
Xue, Jie [1 ]
机构
[1] Cisco Syst Inc, San Jose, CA 95135 USA
来源
2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC) | 2010年
关键词
D O I
10.1109/ECTC.2010.5490845
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
High end networking and computing applications continue to drive silicon technologies for higher data rates and increased bandwidth. The push for silicon performance with 45nm and 32nm devices also drives a need for packaging performance to deliver clean and efficient power to the device. This paper compares the electrical performance, assembly and reliability of various advanced packaging technologies, which are aimed to improve the DC and AC power delivery network (PDN) in a network ASIC (Application Specific Integrated Circuit). A baseline ASIC component was redesigned and fabricated into (1) a hybrid package placing the baseline ASIC onto a customized interposer board fabricated with both conventional and advanced high-capacitance laminate systems (2) a package utilizing a conventional substrate having capacitors interspersed between the BGA-balls, (3) a package utilizing an organic substrate with an embedded bulk array capacitor, and (4) a package using a coreless substrate. The bare substrates and ASIC component were assembled through conventional high volume processes whenever possible. The ASIC components were then assembled onto line cards using conventional board level assembly parameters and techniques. Electrical and reliability testing were performed at both device level and product level. For electrical measurement, improvements to the PDN were quantified by measuring the power rail noise and clock jitter and comparing each package variant to the performance of the baseline ASIC. The package design, signal routing, device, and system, assembly and test environments are essentially unchanged; the differences are attributed primarily to the substrate and package technology itself. A strong correlation between simulation results and electrical performance data was observed. A qualitative/quantitative system of comparing the cost, complexity and capability of each solution was used to evaluate their viability for implementation into high volume manufacturing. Package and Board Level Reliability (BLR) was conducted on the most viable solutions.
引用
收藏
页码:1139 / 1146
页数:8
相关论文
共 8 条
  • [1] System performance comparisons of coreless and standard packages for data rate beyond 20 Gbps
    Beyene, Wendemagegnehu T.
    Schmitt, Ralf
    Shi, Hao
    Feng, June
    [J]. 58TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, PROCEEDINGS, 2008, : 526 - +
  • [2] Priest J, 2009, EL PACK TECHN HIGH D, P107
  • [3] Sakai J, 2005, ELEC COMP C, P284
  • [4] SAVIC J, 2009, P PAN PAC SURF MOUNT
  • [5] SAVIC J, 2009, EL COMP TECHN C 2009, P1193
  • [6] *SIGR INC, 2007, SIGR POWERSI V7 2
  • [7] Comparative analysis of electrical performance on coreless and standard flip-chip substrate
    Sung, Robert
    Chiang, Kevin
    Wang, Yu-Po
    Hsiao, C. S.
    [J]. 57TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2007 PROCEEDINGS, 2007, : 1921 - +
  • [8] *SYN CORP, 2008, SYN HSPICE V2008 3