Improving flip chip process for large 2.5D molded interposer

被引:5
作者
Lee, Dongwon [1 ]
Yoon, Soomin [1 ]
Jun, Joonho [1 ]
Park, Jinwoo [1 ]
Lee, Teakhoon [1 ]
Kang, Un-Byoung [1 ]
Lee, Jongho [1 ]
机构
[1] Samsung Elect Co Ltd, Test & Syst Package TSP, Cheonan Si, Chungcheongnam, South Korea
来源
IEEE 71ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2021) | 2021年
关键词
Warpage control; Flip chip bonding; Heterogeneous Integration; 2.5D Package;
D O I
10.1109/ECTC32696.2021.00168
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The demand for high-performance semiconductor products in line with the development of information technology industry continues to increase. However, fah node shrinkage, which led the development of semiconductor performance in the past, has reached its limit. As a result, the need for multi heterogeneous chip integration technology is rapidly increasing. 2.5D packaging using Si interposer is one of these. The biggest difficulty in the development of 2.5D packaging is to overcome the warpage of multi-chip (including HBM. chiplet, etc.) integrated interposer. The first challenge is improving warpage caused by increase in the size of the interposer. Increasing the number of integrated chips is essential for improving the performance of the 2.5D package. On the other hand, this causes an increase in the size of the interposer, and the warpage increases as well. The second problem is unique warpage shape of the interposer. Unlike the conventional monolithic chip, the 2.51) interposer exhibits a variety of unique warpage shapes depending on the design. So it's not enough to simply reduce the size of the warpage. These problems are limited in overcoming them through material composition and design, so a way to overcome them through process technology is needed. In this study, the warpage behavior of multi-chip integrated interposer was analyzed, and a novel bonding technique which handle highly warped interposer was studied. To prevent non-wetting during bonding process of very highly warped interposer we devised a novel technique which can bond the chips overcoming limit of warpage. The actual measured warpage was 182um that bonding was impossible with conventional mass reflow. To overcome this, continuous loads were applied on the top of the interposer and high activity flux was used to induce stronger solder collapse in the direction of the substrates. As a result, bonding with mass reflow was possible even in interposer with severe warpage.
引用
收藏
页码:1026 / 1030
页数:5
相关论文
共 10 条
[1]  
[Anonymous], 2009, JEDEC PUBL, V95
[2]  
[Anonymous], 2007, ED7306E JEITA
[3]  
Chiavone Ken, 2013, P APEX
[4]  
Chiavone Ken, 2014, 36 INT EL MAN TECHN
[5]   Design Guideline of 2.5D Package with Emphasis on Warpage Control and Thermal Management [J].
Hong, Jisun ;
Choi, Kyoungsei ;
Oh, Dan ;
Park, S. B. ;
Shao, Shuai ;
Wang, Huayan ;
Niu, Yuling ;
Van Lai Pham .
2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, :682-692
[6]  
Kim DW, 2019, S VLSI TECH, pT48, DOI [10.23919/VLSIT.2019.8776536, 10.23919/vlsit.2019.8776536]
[7]   Study on SMT Quality Monitoring by Auto Optical Inspection [J].
Kong, Yungcheol ;
Chae, Jonghan ;
Kim, Minkyoon ;
Lee, Young ;
Cho, Kangyong .
2020 IEEE 22ND ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2020, :216-220
[8]  
Pan G, 2020, INT MICRO PACK ASS, P68, DOI [10.1109/impact50485.2020.9268578, 10.1109/IMPACT50485.2020.9268578]
[9]  
Pen Kaiqiang, 2016, IEEE EL COMP TECHN C
[10]   Modeling the Flip-Chip Wetting Process [J].
Sylvestre, Julien ;
Samson, Maud ;
Langlois-Demers, Dominique ;
Duchesne, Eric .
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2014, 4 (12) :2004-2017