A novel partial SOI EDMOS (>800 V) with a buried N-type layer on the double step buried oxide

被引:3
作者
Wang, Qian [1 ,2 ]
Cheng, Xinhong [1 ]
Wang, Zhongjian [1 ]
Xia, Chao [1 ,2 ]
Shen, Lingyan [1 ,2 ]
Zheng, Li [1 ,2 ]
Cao, Duo [1 ,2 ]
Yu, Yuehui [1 ]
Shen, DaShen [3 ]
机构
[1] Chinese Acad Sci, Shanghai Inst Microsyst & Informat Technol, State Key Lab Funct Mat Informat, Shanghai 200050, Peoples R China
[2] Univ Chinese Acad Sci, Beijing 100049, Peoples R China
[3] Univ Alabama, Dept Elect & Comp Engn, Huntsville, AL 35899 USA
基金
中国国家自然科学基金;
关键词
Partial silicon-on-insulator; EDMOS; Double-step buried oxide; Breakdown voltage; BREAKDOWN VOLTAGE IMPROVEMENT; P-LAYER; LDMOSFET; DEVICES; TRENCH; TECHNOLOGY; FILM;
D O I
10.1016/j.spmi.2014.11.026
中图分类号
O469 [凝聚态物理学];
学科分类号
070205 ;
摘要
In this paper, a high voltage partial silicon-on-insulator (PSOI) extended drain metal-oxide-semiconductor (EDMOS) field effect transistor with a buried N-type layer (BNL) on the double-step buried oxide (DSBOX) is proposed. Due to the DSBOX, two additional peaks of the electric field are introduced in the drift region, modulating the electric field, achieving a more uniform distribution in the drift, and improving the lateral breakdown voltage (BV). The BNL provides a great population of positive charges on top of the DSBOX and enhances the electric field in the BOX, leading to a higher vertical BV. Moreover, the silicon window provides a thermal conduction path from the active region to the substrate, significantly alleviating the self-heating effect (SHE) in comparison to the conventional SOI-EDMOS (C-SOI). (C) 2014 Elsevier Ltd. All rights reserved.
引用
收藏
页码:1 / 8
页数:8
相关论文
共 24 条
[1]  
[Anonymous], SENT US MAN
[2]  
Apples J., 1979, IEEE INT ELECT DEVIC, V10, P238
[3]   SILICON-ON-INSULATOR DEVICES FOR HIGH-VOLTAGE AND POWER IC APPLICATIONS [J].
ARNOLD, E .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1994, 141 (07) :1983-1988
[4]  
Duan Baoxing, 2005, Chinese Journal of Semiconductors, V26, P1396
[5]   New thin-film power MOSFETs with a buried oxide double step structure [J].
Duan, BX ;
Zhang, B ;
Li, ZJ .
IEEE ELECTRON DEVICE LETTERS, 2006, 27 (05) :377-379
[6]   New 1200V MOSFET structure on SOI with SIPOS shielding layer [J].
Funaki, H ;
Yamaguchi, Y ;
Hirayama, K ;
Nakagawa, A .
ISPSD '98 - PROCEEDINGS OF THE 10TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS, 1998, :25-28
[7]   A Novel High-Voltage (> 600 V) LDMOSFET With Buried N-Layer in Partial SOI Technology [J].
Hu, Yue ;
Huang, Qijun ;
Wang, Gaofeng ;
Chang, Sheng ;
Wang, Hao .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (04) :1131-1136
[8]   Compact Modeling of LDMOS Transistors for Extreme Environment Analog Circuit Design [J].
Kashyap, Avinash S. ;
Mantooth, H. Alan ;
Vo, Tuan A. ;
Mojarradi, Mohammad .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (06) :1431-1439
[9]   NEW PHYSICAL INSIGHTS AND MODELS FOR HIGH-VOLTAGE LDMOST IC CAD [J].
KIM, YS ;
FOSSUM, JG ;
WILLIAMS, RK .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1991, 38 (07) :1641-1649
[10]   Modelling of self-heating effect in thin SOI and Partial SOI LDMOS power devices [J].
Lim, HT ;
Udrea, F ;
Garner, DM ;
Milne, WI .
SOLID-STATE ELECTRONICS, 1999, 43 (07) :1267-1280