The CMOS design of robust neural chip with the on-chip learning capability

被引：0
|
作者：
Wu, CY [1 ]
Liu, RY [1 ]
Jou, IC [1 ]
ShyhJYE, FJ [1 ]
机构：
[1] NATL CHIAO TUNG UNIV,DEPT ELECT ENGN,INTEGRATED CIRCUITS & SYST LAB,HSINCHU 30050,TAIWAN
来源：
ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 3 | 1996年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：426 / 429
页数：4
相关论文
共 50 条
  • [41] Characterization, design and modeling of on-chip interleaved transformers in CMOS RFICs
    Dan Zhao
    Kiat Seng Yeo
    Manh Anh Do
    Chirn Chye Boon
    Analog Integrated Circuits and Signal Processing, 2011, 66 : 67 - 79
  • [42] Easy simulation and design of on-chip inductors in standard CMOS processes
    Christensen, KT
    Jorgensen, A
    ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : C360 - C364
  • [43] RT Design of On-Chip EMI Filters in CMOS Logic IC
    Hiura, Shigeru
    Kitahara, Takaya
    Oohashi, Yutaka
    2008 EUROPEAN MICROWAVE CONFERENCE, VOLS 1-3, 2008, : 163 - +
  • [44] An on-chip vertical solenoid inductor design for multigigahertz CMOS RFIC
    Tsui, HY
    Lau, J
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2005, 53 (06) : 1883 - 1890
  • [45] A Neural Recording IC Design with on-chip CMOS Electrode Array for Brain-machine Interface
    Zhang, Ronghao
    Liu, Xu
    Chen, Zhijie
    Wan, Peiyuan
    Chen, Tao
    2022 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, APCCAS, 2022, : 139 - 143
  • [46] On-chip learning of FPGA-inspired neural nets
    Girau, B
    IJCNN'01: INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS, VOLS 1-4, PROCEEDINGS, 2001, : 222 - 227
  • [47] On-chip learning in neurocomputers
    Card, HC
    McNeill, DK
    1996 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING - CONFERENCE PROCEEDINGS, VOLS I AND II: THEME - GLIMPSE INTO THE 21ST CENTURY, 1996, : 182 - 185
  • [48] An Analog Probabilistic Spiking Neural Network with On-Chip Learning
    Hsieh, Hung-Yi
    Li, Pin-Yi
    Tang, Kea-Tiong
    NEURAL INFORMATION PROCESSING (ICONIP 2017), PT VI, 2017, 10639 : 777 - 785
  • [49] An analog VLSI neural network with on-chip perturbation learning
    Montalvo, AJ
    Gyurcsik, RS
    Paulos, JJ
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (04) : 535 - 543
  • [50] Hardware realization of a hamming neural network with on-chip learning
    Schmid, A
    Leblebici, Y
    Mlynek, D
    ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : B191 - B194
12345