The CMOS design of robust neural chip with the on-chip learning capability

被引：0
|
作者：
Wu, CY [1 ]
Liu, RY [1 ]
Jou, IC [1 ]
ShyhJYE, FJ [1 ]
机构：
[1] NATL CHIAO TUNG UNIV,DEPT ELECT ENGN,INTEGRATED CIRCUITS & SYST LAB,HSINCHU 30050,TAIWAN
来源：
ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 3 | 1996年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：426 / 429
页数：4
相关论文
共 50 条
  • [21] On-chip learning in pulsed silicon neural networks
    Lehmann, T
    Woodburn, R
    Murray, AF
    ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 693 - 696
  • [22] On-chip learning for a scalable hybrid neural architecture
    Alhalabi, BA
    Bayoumi, MA
    ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 677 - 680
  • [23] Low Power Laser Driver Design in 28 nm CMOS for on-Chip and Chip-to-Chip Optical Interconnect
    Belfiore, Guido
    Szilagyi, Laszlo
    Henker, Ronny
    Ellinger, Frank
    PHOTONICS APPLICATIONS IN ASTRONOMY, COMMUNICATIONS, INDUSTRY, AND HIGH-ENERGY PHYSICS EXPERIMENTS 2015, 2015, 9662
  • [24] VLSI Design of SVM-Based Seizure Detection System With On-Chip Learning Capability
    Feng, Lichen
    Li, Zunchao
    Wang, Yuanfa
    IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, 2018, 12 (01) : 171 - 181
  • [25] CMOS-based on-chip neural interface devices for optogenetics
    Tokuda, Takashi
    Takehara, Hiroaki
    Noda, Toshihiko
    Sasagawa, Kiyotaka
    Ohta, Jun
    2015 IEEE BIOMEDICAL CIRCUITS AND SYSTEMS CONFERENCE (BIOCAS), 2015, : 216 - 219
  • [26] CMOS-Based Optoelectronic On-Chip Neural Interface Device
    Tokuda, Takashi
    Takehara, Hiroaki
    Noda, Toshihiko
    Sasagawa, Kiyotaka
    Ohta, Jun
    IEICE TRANSACTIONS ON ELECTRONICS, 2016, E99C (02): : 165 - 172
  • [27] Robust Subthreshold CMOS Digital Circuit Design with On-Chip Adaptive Supply Voltage Scaling Technique
    Osaki, Yuji
    Hirose, Tetsuya
    Matsumoto, Kei
    Kuroki, Nobutaka
    Numa, Masahiro
    IEICE TRANSACTIONS ON ELECTRONICS, 2011, E94C (01): : 80 - 88
  • [28] CVNS Synapse Multiplier for Robust Neurochips With On-Chip Learning
    Zamanlooy, Babak
    Mirhassani, Mitra
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (11) : 2540 - 2551
  • [29] Pulse-width-modulation feedforward neural network design with on-chip learning
    Bor, JC
    Wu, CY
    APCCAS '96 - IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS '96, 1996, : 369 - 372
  • [30] Circuit design of on-chip BP learning neural network with programmable neuron characteristics
    Lu, C.
    Shi, B.X.
    Chen, L.
    Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2000, 21 (12): : 1164 - 1169
12345