Modified Cascaded Multi-level Inverter Structure with Reduced Voltage Stress Across H-Bridge for High Voltage Application

被引：1

作者：

Choudhary, Rahul ^{[1
]}

Suryawanshi, Hiralal M. ^{[1
]}

Talapur, Girish G. ^{[1
]}

Chaudhari, Madhuri A. ^{[1
]}

Shitole, Amardeep Balasaheb ^{[1
]}

机构：

[1] Visvesvaraya Natl Inst Technol, Dept Elect Engn, Nagpur, Maharashtra, India

来源：

ELECTRIC POWER COMPONENTS AND SYSTEMS | 2018年 / 46卷 / 06期

关键词：

high voltage application; level shift PWM; multi-band hysteresis current control; multi-level inverter; reduced switch multi-level topology; CONVERTER; TOPOLOGIES; OPERATION;

D O I：

10.1080/15325008.2018.1466007

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a modified cascaded multi-level structure for high voltage application. The topology proposed optimizes switch count per voltage level along with the reduction in voltage stress across the switches. Optimization based on different criteria has been discussed and a comparison of the proposed structure with existing topology has been carried out. This paper also shows a level shift PWM control scheme and a closed loop multi-band hysteresis control scheme. The topology is simulated for the above two control schemes on MATLAB and also verified experimentally for single phase seven-level inverter. The experimental verification was done with DSP F28337D TI Launchpad on series resistance and inductance (RL) load.

引用

页码：659 / 672

页数：14

共 50 条

[41] A Modified Charge Balancing Scheme for Cascaded H-Bridge Multilevel Inverter
Raj, Nithin
Jagadanand, G.
George, Saly
JOURNAL OF POWER ELECTRONICS, 2016, 16 (06) : 2067 - 2075
[42] An Experimental Study of Cascaded H-Bridge Multilevel Inverter for Obtaining Multiple Voltage Waveforms Containing Different Number of Levels
Abir, Ashique Anan
Chakraborty, Tapan Kumar
Mahmood, Khandaker Sultan
2019 IEEE 10TH INTERNATIONAL SYMPOSIUM ON POWER ELECTRONICS FOR DISTRIBUTED GENERATION SYSTEMS (PEDG 2019), 2019, : 1015 - 1018
[43] An Improved Fault Tolerant Technique Based on Zero-Sequence Voltage Injection for Symmetric Cascaded H-bridge Inverter
Neyshabouri, Yousef
Farhadi-Kangarlu, Mohammad
2020 28TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2020, : 781 - 786
[44] A Novel Structure of Cascaded Multilevel Inverter with High Voltage Level Generation Capability using Reduced Components
Rout, Rojalin
Roy, Tapas
Choudhury, Tanmoy Roy
Nayak, Byamakesh
2018 NATIONAL POWER ENGINEERING CONFERENCE (NPEC), 2018,
[45] Novel Topology of Multi-level Inverter for higher Voltage Steps
Mahato, Bidyut
Mittal, Sudhanshu
Nayak, Paresh Kumar
PROCEEDINGS OF THE 2018 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRICAL, CONTROL AND COMMUNICATION (RTECC), 2018, : 158 - 163
[46] Hybrid SPWM Techniques for Five Level Cascaded H-Bridge Inverter
Ambhore, Datta
Borghate, Vijay B.
Maddugari, Santosh Kumar
Soni, Nayana
Sabyasachi, Sidharth
2018 8TH IEEE INDIA INTERNATIONAL CONFERENCE ON POWER ELECTRONICS (IICPE), 2018,
[47] A new reduced component multi-level inverter with low total standing voltage for renewable and EV application
Karri, Krishna Kumari
Singh, Varsha
Pattnaik, Swapnajit
INTERNATIONAL JOURNAL OF SYSTEM ASSURANCE ENGINEERING AND MANAGEMENT, 2024, 15 (07) : 2978 - 2996
[48] A Three-Level Common-Mode Voltage Eliminated Inverter With Single DC Supply Using Flying Capacitor Inverter and Cascaded H-Bridge
Kumar, P. Roshan
Rajeevan, P. P.
Mathew, K.
Gopakumar, K.
Leon, Jose I.
Franquelo, Leopoldo G.
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2014, 29 (03) : 1402 - 1409
[49] Sequence Pulse Modulation for Voltage Balance in a Cascaded H-Bridge Rectifier
Peng, Xu
He, Xiaoqiong
Han, Pengcheng
Lin, Xiaolan
Shu, Zeliang
Gao, Shibin
JOURNAL OF POWER ELECTRONICS, 2017, 17 (03) : 664 - 673
[50] Analysis and Simulation of Cascaded H-Bridge Multi Level Inverter Using Level-Shift PWM Technique
Ranjan, Abhishek Kumar
Bhaskar, D. Vijaya
Parida, Nibedita
2015 INTERNATIONAL CONFERENCED ON CIRCUITS, POWER AND COMPUTING TECHNOLOGIES (ICCPCT-2015), 2015,

← 1 2 3 4 5 →