共 30 条
- [1] Design and simulation of P-TFET for improved ION/IOFF ratio and subthreshold slope using strained Si1−xGex channel heterojunction Microsystem Technologies, 2020, 26 : 1777 - 1782
- [2] DC and RF Performance Optimization of Strained Si/Si1-xGex Heterojunction SOI P-TFET IEEE INDICON: 15TH IEEE INDIA COUNCIL INTERNATIONAL CONFERENCE, 2018,
- [5] Simulation of Nanoscale Dual-channel Strained Si/Strained Si1-yGey/Relaxed Si1-xGex PMOSFET 2012 10TH IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS (ICSE), 2012, : 97 - 101
- [6] Strained Ge channel p-type MOSFETs fabricated on Si1-XGeX/Si virtual substrates MATERIALS ISSUES IN NOVEL SI-BASED TECHNOLOGY, 2002, 686 : 39 - 43
- [8] Quantum-well intermixing in Si1-xGex/Si strained-layer heterostructures using ion implantation Appl Phys Lett, 7 (993):