A Charge-Based Capacitance Model for Double-Gate Tunnel FETs With Closed-Form Solution

被引:20
作者
Lu, Bin [1 ]
Lu, Hongliang [1 ]
Zhang, Yuming [1 ]
Zhang, Yimen [1 ]
Cui, Xiaoran [1 ]
Lv, Zhijun [1 ]
Yang, Shizheng [1 ]
Liu, Chen [1 ]
机构
[1] Xidian Univ, Sch Microelect, State Key Lab Wide Bandgap Semicond Technol, Xian 710071, Shaanxi, Peoples R China
关键词
Capacitance model; source depletion length; terminal charges; tunnel field-effect transistor (TFET); FIELD-EFFECT TRANSISTORS; THRESHOLD VOLTAGE; DRAIN CURRENT; N TFET; SI;
D O I
10.1109/TED.2017.2775341
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Based on an analytical surface potential and a simple mathematical approximation for the source depletion width, a physics-based capacitance model with closed form for silicon double-gate tunnel field-effect transistors (TFETs) is developed. Good agreements between the proposed model and the numerical simulations have been achieved, which reveal that the tunneling carriers from source have negligible contribution to the channel charges and the gate capacitance can be almost acted as the gate drain capacitance, which is quite different from that of MOSFETs. This model without involving any iterative process is more SPICE friendly for circuit simulations compared with the table-lookup approach and would be helpful for developing the transient performance of TFET-based circuits.
引用
收藏
页码:299 / 307
页数:9
相关论文
共 50 条
  • [41] A Closed-Form Quantum "Dark Space" Model for Predicting the Electrostatic Integrity of Germanium MOSFETs With High-k Gate Dielectric
    Wu, Yu-Sheng
    Su, Pin
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (03) : 530 - 535
  • [42] A physics-based model for LER-induced threshold voltage variations in double-gate MOSFET
    Sriram, S. R.
    Bindu, B.
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2020, 19 (02) : 622 - 630
  • [43] Two-dimensional analytical model for hetero-junction double-gate tunnel field-effect transistor with a stacked gate-oxide structure
    Xu, Hui Fang
    Guan, Bang Gui
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2017, 56 (05)
  • [44] A physics-based model for LER-induced threshold voltage variations in double-gate MOSFET
    S. R. Sriram
    B. Bindu
    Journal of Computational Electronics, 2020, 19 : 622 - 630
  • [45] A Compact 2-D Analytical Model for Electrical Characteristics of Double-Gate Tunnel Field-Effect Transistors With a SiO2/High-k Stacked Gate-Oxide Structure
    Kumar, Sanjay
    Goel, Ekta
    Singh, Kunal
    Singh, Balraj
    Kumar, Mirgender
    Jit, Satyabrata
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (08) : 3291 - 3299
  • [46] Fully Analytical Carrier-Based Charge and Capacitance Model for Hetero-Gate-Dielectric Tunneling Field-Effect Transistors
    Lu, Bin
    Lu, Hongliang
    Zhang, Yuming
    Zhang, Yimen
    Cui, Xiaoran
    Lv, Zhijun
    Liu, Chen
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (08) : 3555 - 3561
  • [47] Charge-based model for long-channel cylindrical surrounding-gate MOSFETs from intrinsic channel to heavily doped body
    Liu, Feng
    He, Jin
    Zhang, Lining
    Zhang, Jian
    Hu, Jinghua
    Ma, Chenyue
    Chan, Mansun
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (08) : 2187 - 2194
  • [48] Scaling limit for InGaAs/GaAsSb heterojunction double-gate tunnel FETs from the viewpoint of direct band-to-band tunneling from source to drain induced off-characteristics deterioration
    Lin, Wenbo
    Iwata, Shinjiro
    Fukuda, Koichi
    Miyamoto, Yasuyuki
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2016, 55 (07)
  • [49] A surface-potential based drain current model for short-channel symmetric double-gate junctionless transistor
    Baruah, Ratul Kumar
    Paily, Roy P.
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2016, 15 (01) : 45 - 52
  • [50] A surface-potential based drain current model for short-channel symmetric double-gate junctionless transistor
    Ratul Kumar Baruah
    Roy P. Paily
    Journal of Computational Electronics, 2016, 15 : 45 - 52