On dynamic delay and repeater insertion

被引:0
作者
Tenhunen, H [1 ]
Pamunuwa, D [1 ]
机构
[1] Royal Inst Technol, KTH, IMIT, LECS, SE-16440 Kista, Sweden
来源
2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, PROCEEDINGS | 2002年
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In deep sub-micron technologies, as the wires are placed ever closer and signal rise and fall times go into the sub-nano second region, increased cross talk has implications on the data throughput and on signal integrity. Depending on the data correlation on the coupled lines, the delay can either decrease or increase. Here we show that in uniform coupled lines, the response for several important switching configurations has a dominant pole characteristic. This allows easy prediction for the average, worst-case and best-case delay of buffered lines. We show that the repeater numbering and sizing can be optimised to deal with cross-talk under different constraints to best match the application. Area and power issues are considered and all equations are checked against a dynamic circuit simulator (SPECTRE).
引用
收藏
页码:97 / 100
页数:4
相关论文
共 5 条
[1]  
Bakoglu H., 1990, CIRCUITS INTERCONNEC
[2]  
DAR S, 1991, IEEE J SOLID-ST CIRC, V26, P32
[3]   Effects of inductance on the propagation delay and repeater insertion in VLSI circuits [J].
Ismail, YI ;
Friedman, EG .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (02) :195-206
[4]  
Rubinstein J., 1983, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, VCAD-2, P202, DOI 10.1109/TCAD.1983.1270037
[5]  
Sylvester D., 1999, Proceedings. 1999 International Symposium on Physical Design, P193, DOI 10.1145/299996.300073