Case Study on Integrated Architecture for In-Memory and In-Storage Computing

被引:2
|
作者
Kim, Manho [1 ]
Kim, Sung-Ho [1 ]
Lee, Hyuk-Jae [1 ]
Rhee, Chae-Eun [2 ]
机构
[1] Seoul Natl Univ, Dept Elect Engn, Seoul 08826, South Korea
[2] Inha Univ, Dept Informat & Commun Engn, Incheon 22212, South Korea
基金
新加坡国家研究基金会;
关键词
near data processing; processing in memory; in-storage computing; POWER; MODEL;
D O I
10.3390/electronics10151750
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Since the advent of computers, computing performance has been steadily increasing. Moreover, recent technologies are mostly based on massive data, and the development of artificial intelligence is accelerating it. Accordingly, various studies are being conducted to increase the performance and computing and data access, together reducing energy consumption. In-memory computing (IMC) and in-storage computing (ISC) are currently the most actively studied architectures to deal with the challenges of recent technologies. Since IMC performs operations in memory, there is a chance to overcome the memory bandwidth limit. ISC can reduce energy by using a low power processor inside storage without an expensive IO interface. To integrate the host CPU, IMC and ISC harmoniously, appropriate workload allocation that reflects the characteristics of the target application is required. In this paper, the energy and processing speed are evaluated according to the workload allocation and system conditions. The proof-of-concept prototyping system is implemented for the integrated architecture. The simulation results show that IMC improves the performance by 4.4 times and reduces total energy by 4.6 times over the baseline host CPU. ISC is confirmed to significantly contribute to energy reduction.
引用
收藏
页数:12
相关论文
共 50 条
  • [21] RVComp: Analog Variation Compensation for RRAM-based In-Memory Computing
    He, Jingyu
    Lastras, Miguel
    Ye, Terry Tao
    Tsui, Chi-Ying
    Cheng, Kwang-Ting
    2023 28TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, ASP-DAC, 2023, : 246 - 251
  • [22] Interconnect Parasitics and Partitioning in Fully-Analog In-Memory Computing Architectures
    Amin, Md Hasibul
    Elbtity, Mohammed
    Zand, Ramtin
    2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 389 - 393
  • [23] In-Memory Stateful Logic Computing Using Memristors: Gate, Calculation, and Application
    Xu, Nuo
    Park, Taegyun
    Yoon, Kyung Jean
    Hwang, Cheol Seong
    PHYSICA STATUS SOLIDI-RAPID RESEARCH LETTERS, 2021, 15 (09):
  • [24] COMPARING IMPLEMENTATIONS OF NEAR-DATA COMPUTING WITH IN-MEMORY MAPREDUCE WORKLOADS
    Pugsley, Seth H.
    Jestes, Jeffrey
    Balasubramonian, Rajeev
    Srinivasan, Vijayalakshmi
    Buyuktosunoglu, Alper
    Davis, Al
    Li, Feifei
    IEEE MICRO, 2014, 34 (04) : 44 - 52
  • [25] Resistive-RAM-Based In-Memory Computing for Neural Network: A Review
    Chen, Weijian
    Qi, Zhi
    Akhtar, Zahid
    Siddique, Kamran
    ELECTRONICS, 2022, 11 (22)
  • [26] Achieving software-equivalent accuracy for hyperdimensional computing with ferroelectric-based in-memory computing
    Kazemi, Arman
    Mueller, Franz
    Sharifi, Mohammad Mehdi
    Errahmouni, Hamza
    Gerlach, Gerald
    Kaempfe, Thomas
    Imani, Mohsen
    Hu, Xiaobo Sharon
    Niemier, Michael
    SCIENTIFIC REPORTS, 2022, 12 (01)
  • [27] SongC: A Compiler for Hybrid Near-Memory and In-Memory Many-Core Architecture
    Lin, Junfeng
    Qu, Huanyu
    Ma, Songchen
    Ji, Xinglong
    Li, Hongyi
    Li, Xiaochuan
    Song, Chenhang
    Zhang, Weihao
    IEEE TRANSACTIONS ON COMPUTERS, 2024, 73 (10) : 2420 - 2433
  • [28] Heterogeneous Integration of In-Memory Analog Computing Architectures with Tensor Processing Units
    Elbtity, Mohammed E.
    Reidy, Brendan
    Amin, Md Hasibul
    Zand, Ramtin
    PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2023, GLSVLSI 2023, 2023, : 607 - 612
  • [29] IMEC: A Fully Morphable In-Memory Computing Fabric Enabled by Resistive Crossbar
    Zha, Yue
    Li, Jing
    IEEE COMPUTER ARCHITECTURE LETTERS, 2017, 16 (02) : 123 - 126
  • [30] A Novel In-Memory Wallace Tree Multiplier Architecture Using Majority Logic
    Lakshmi, Vijaya
    Reuben, John
    Pudi, Vikramkumar
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2022, 69 (03) : 1148 - 1158