共 10 条
- [2] An all-digital DFT scheme for testing catastrophic faults in PLLs [J]. IEEE DESIGN & TEST OF COMPUTERS, 2003, 20 (01): : 60 - 67
- [3] On-chip long-term jitter measurement for PLL based on undersampling technique [J]. IEICE ELECTRONICS EXPRESS, 2013, 10 (24):
- [10] Tiwari shish, 2012, INT J VLSI SIGNAL PR, V2, P56