Cosynthesis of multiprocessor architectures with high availability

被引:4
|
作者
Chakraverty, S [1 ]
机构
[1] Netaji Subhas Inst Technol, New Delhi 110045, India
来源
17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA | 2004年
关键词
D O I
10.1109/ICVD.2004.1261050
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The co-synthesis of hardware-software systems for distributed and/or embedded applications has been studied extensively in the recent past, in combination with various qualitative objectives. However, the issues related to design exploration for gracefully degrading systems with the specific objective of achieving the desired levels of availability need to be addressed systematically. In this paper, we propose a cosynthesis mechanism for generating gracefully degrading multiprocessor architectures which fulfill the dual objectives of achieving real-time performance as well as ensuring high levels of system availability as defined by the user's availability expectations under different states of functionality. A rule-based model for incorporating the user's availability requirements and evaluating the system availability is coupled with a stochastic scheduling technique and a genetic algorithm (CA) to optimize the resource selections, task allocations and task schedules. Results show that it is possible to obtain a range of near-optimal solutions, offering tradeoffs between performance and availability benefits at different costs.
引用
收藏
页码:927 / 932
页数:6
相关论文
共 50 条
  • [41] A BALANCED SUBMATRIX MERGING ALGORITHM FOR MULTIPROCESSOR ARCHITECTURES
    CHU, E
    GEORGE, A
    PARALLEL COMPUTING, 1992, 18 (01) : 1 - 10
  • [42] Communication/Synchronisation mechanism for Multiprocessor on Chip Architectures
    Zertal, Soraya
    Timsit, Claude
    Chatti, Majed
    ISCC: 2009 IEEE SYMPOSIUM ON COMPUTERS AND COMMUNICATIONS, VOLS 1 AND 2, 2009, : 1096 - +
  • [43] Hardening Architectures for Multiprocessor System-on-Chip
    Aviles, Pablo M.
    Garcia-Astudillo, Luis A.
    Entrena, Luis
    Garcia-Valderas, Mario
    Martin-Holgado, Pedro
    Morilla, Yolanda
    Lindoso, Almudena
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2024, 71 (08) : 1887 - 1895
  • [44] TIGHTLY COUPLED MULTIPROCESSOR SYSTEMS WITH HIGH AVAILABILITY EXPLOITING FAULT-TOLERANCE FEATURES
    CURTI, R
    MICROPROCESSING AND MICROPROGRAMMING, 1987, 20 (1-3): : 11 - 13
  • [45] Consistency and Availability in Microservice Architectures
    Rossi, Davide
    WEB INFORMATION SYSTEMS AND TECHNOLOGIES (WEBIST 2018), 2019, 372 : 39 - 55
  • [46] Shared memory multiprocessor architectures for software IP routers
    Luo, Y
    Bhuyan, LN
    Chen, X
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2003, 14 (12) : 1240 - 1249
  • [47] COMPARATIVE PERFORMANCE ANALYSIS OF SINGLE BUS MULTIPROCESSOR ARCHITECTURES
    MARSAN, MA
    BALBO, G
    CONTE, G
    IEEE TRANSACTIONS ON COMPUTERS, 1982, 31 (12) : 1179 - 1191
  • [48] Evaluation of Heterogeneous Multiprocessor Architectures by Energy and Performance Optimization
    Orsila, Heikki
    Salminen, Erno
    Hannikainen, Marko
    Hamalainen, Timo D.
    2008 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2008, : 157 - 162
  • [49] ADAPTIVE LATTICE FILTER IMPLEMENTATIONS ON PIPELINED MULTIPROCESSOR ARCHITECTURES
    MEYER, MD
    AGRAWAL, DP
    IEEE TRANSACTIONS ON COMMUNICATIONS, 1990, 38 (01) : 122 - 124
  • [50] Multiprocessor architectures for embedded system-on-chip applications
    Ravikumar, CP
    17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA, 2004, : 512 - 519