Cosynthesis of multiprocessor architectures with high availability

被引:4
|
作者
Chakraverty, S [1 ]
机构
[1] Netaji Subhas Inst Technol, New Delhi 110045, India
来源
17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA | 2004年
关键词
D O I
10.1109/ICVD.2004.1261050
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The co-synthesis of hardware-software systems for distributed and/or embedded applications has been studied extensively in the recent past, in combination with various qualitative objectives. However, the issues related to design exploration for gracefully degrading systems with the specific objective of achieving the desired levels of availability need to be addressed systematically. In this paper, we propose a cosynthesis mechanism for generating gracefully degrading multiprocessor architectures which fulfill the dual objectives of achieving real-time performance as well as ensuring high levels of system availability as defined by the user's availability expectations under different states of functionality. A rule-based model for incorporating the user's availability requirements and evaluating the system availability is coupled with a stochastic scheduling technique and a genetic algorithm (CA) to optimize the resource selections, task allocations and task schedules. Results show that it is possible to obtain a range of near-optimal solutions, offering tradeoffs between performance and availability benefits at different costs.
引用
收藏
页码:927 / 932
页数:6
相关论文
共 50 条
  • [21] SERIAL BACKPLANE SUITS MULTIPROCESSOR ARCHITECTURES
    WEBB, M
    COMPUTER DESIGN, 1984, 23 (08): : 85 - &
  • [22] Adaptive multimodule routers for multiprocessor architectures
    Chalasani, S
    Boppana, RV
    INFORMATION SYSTEMS FRONTIERS, 2005, 7 (03) : 317 - 327
  • [23] Adaptive Multimodule Routers for Multiprocessor Architectures
    Suresh Chalasani
    Rajendra V. Boppana
    Information Systems Frontiers, 2005, 7 : 317 - 327
  • [24] TTL hardware interface: A high-level interface for streaming multiprocessor architectures
    Henriksson, Tomas
    van der Wolf, Pieter
    PROCEEDINGS OF THE 2006 IEEE/ACM/IFIP WORKSHOP ON EMBEDDED SYSTEMS FOR REAL TIME MULTIMEDIA, 2006, : 107 - +
  • [25] Erratum to A rule-based availability-driven cosynthesis scheme
    Shampa Chakraverty
    Anil Kumar
    Design Automation for Embedded Systems, 2007, 11 : 313 - 313
  • [26] On chip interconnects for multiprocessor turbo decoding architectures
    Martina, M.
    Masera, G.
    Moussa, H.
    Baghdadi, A.
    MICROPROCESSORS AND MICROSYSTEMS, 2011, 35 (02) : 167 - 181
  • [27] ONLINE DISTRIBUTED DEBUGGING ON SCALABLE MULTIPROCESSOR ARCHITECTURES
    BEMMERL, T
    WISMULLER, R
    FUTURE GENERATION COMPUTER SYSTEMS-THE INTERNATIONAL JOURNAL OF GRID COMPUTING AND ESCIENCE, 1995, 11 (4-5): : 375 - 385
  • [28] Application of networking concepts to optoelectronic multiprocessor architectures
    Rorie, J
    Marchand, PJ
    Ekman, J
    Kiamilev, FE
    Esener, SC
    IEEE JOURNAL OF SELECTED TOPICS IN QUANTUM ELECTRONICS, 1999, 5 (02) : 353 - 359
  • [29] Analysis of performance limitations in multithreaded multiprocessor architectures
    Zuberek, WM
    SECOND INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEMS DESIGN, PROCEEDINGS, 2001, : 43 - 52
  • [30] A methodology for designing communication architectures for multiprocessor SoCs
    Dvorák, V
    Kutálek, V
    EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, 2003, : 455 - 458