Cosynthesis of multiprocessor architectures with high availability

被引:4
|
作者
Chakraverty, S [1 ]
机构
[1] Netaji Subhas Inst Technol, New Delhi 110045, India
来源
17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA | 2004年
关键词
D O I
10.1109/ICVD.2004.1261050
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The co-synthesis of hardware-software systems for distributed and/or embedded applications has been studied extensively in the recent past, in combination with various qualitative objectives. However, the issues related to design exploration for gracefully degrading systems with the specific objective of achieving the desired levels of availability need to be addressed systematically. In this paper, we propose a cosynthesis mechanism for generating gracefully degrading multiprocessor architectures which fulfill the dual objectives of achieving real-time performance as well as ensuring high levels of system availability as defined by the user's availability expectations under different states of functionality. A rule-based model for incorporating the user's availability requirements and evaluating the system availability is coupled with a stochastic scheduling technique and a genetic algorithm (CA) to optimize the resource selections, task allocations and task schedules. Results show that it is possible to obtain a range of near-optimal solutions, offering tradeoffs between performance and availability benefits at different costs.
引用
收藏
页码:927 / 932
页数:6
相关论文
共 50 条
  • [11] Design and evaluation of database multiprocessor architecture with high data availability
    Sokolinsky, LB
    12TH INTERNATIONAL WORKSHOP ON DATABASE AND EXPERT SYSTEMS APPLICATIONS, PROCEEDINGS, 2001, : 115 - 120
  • [12] Multiprocessor architectures for solving PDEs
    Siva Ram Murthy, C.
    Rajaraman, V.
    IETE Journal of Research, 1988, 34 (03) : 172 - 184
  • [13] MODELING AND ANALYSIS OF MULTIPROCESSOR ARCHITECTURES
    YALAMANCHILI, S
    CARPENTER, T
    AIAA COMPUTERS IN AEROSPACE VII CONFERENCE, PTS 1 AND 2: A COLLECTION OF PAPERS, 1989, : 344 - 350
  • [14] MULTIPROCESSOR ARCHITECTURES FOR HIGH-SPEED LAN DATA LINK LAYER
    LAOUAR, EH
    BALL, E
    GIBBS, DS
    COMPUTER COMMUNICATIONS, 1992, 15 (07) : 467 - 470
  • [15] A rule-based availability-driven cosynthesis scheme
    Shampa Chakraverty
    Anil Kumar
    Design Automation for Embedded Systems, 2007, 11 : 193 - 222
  • [16] BANDWIDTH AVAILABILITY OF MULTIPROCESSOR SYSTEMS
    PRASAD, EV
    SARJE, AK
    MICROELECTRONICS AND RELIABILITY, 1994, 34 (05): : 939 - 942
  • [17] A rule-based availability-driven cosynthesis scheme
    Chakraverty, Shampa
    Kumar, Anil
    DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2007, 11 (2-3) : 193 - 222
  • [18] Multiprocessor Scheduling with Availability Constraints
    Grigoriu, Liliana
    OPERATIONS RESEARCH PROCEEDINGS 2012, 2014, : 423 - 428
  • [19] Liquid cooling architectures for computer systems of high availability
    Ellsworth, Michael J., Jr.
    Schmidt, Roger R.
    Singh, Prabjit
    Chu, Richard C.
    ASHRAE TRANSACTIONS 2007 VOL 113, PT 2, 2007, 113 : 136 - 143
  • [20] High Availability Fault Tolerant Architectures Implemented into FPGAs
    Straka, Martin
    Kotasek, Zdenek
    PROCEEDINGS OF THE 2009 12TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, ARCHITECTURES, METHODS AND TOOLS, 2009, : 108 - 115