Using correction parameters to improve real-time video interpolation in low-cost VLSI implementation

被引：1

作者：

Guan, Haowei ^{[1
]}

Zhang, Zhang ^{[1
]}

Cheng, Xin ^{[1
]}

Yang, Yizhong ^{[1
]}

Xie, Guangjun ^{[1
]}

机构：

[1] Hefei Univ Technol, Sch Elect Sci & Appl Phys, Hefei 230009, Peoples R China

来源：

MICROELECTRONICS JOURNAL | 2021年 / 117卷

基金：

中国国家自然科学基金;

关键词：

Bilinear interpolation; VLSI; Real-time video scaling; IMAGE INTERPOLATION;

D O I：

10.1016/j.mejo.2021.105254

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper introduces a relative-contrast-based algorithm to improve VLSI real-time video interpolation image quality. A relative-contrast-based adaptive interpolation correction factor wi is formed to correct linear interpolation algorithm. A LUT is integrated in proposed design to simplify the logarithmic process which is the key procedure in wi generation. Proposed algorithm improved the image quality and decline resource requirements compared with similar efforts. In comprehensive, the VLSI implementation performance shows predictably image quality improvements with sensible area cost. The chip test result shows interpolation function can support up to 1920x1080 at 60FPS, both scaler up and down.

引用

页数：7

共 29 条

[1]

Berlekamp E. R., 1968, ALGEBRAIC CODING THE

[2] Iterative Linear Interpolation Based on Fuzzy Gradient Model for Low-Cost VLSI Implementation [J].

Chen, Chao-Lieh ;

Lai, Chien-Hao .

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (07) :1526-1538

[3]

Chen Q, 2016, IEEE T CIRC SYST VID, V26

[4] VLSI Implementation of a Low-Cost High-Quality Image Scaling Processor [J].

Chen, Shih-Lun .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2013, 60 (01) :31-35

[5] A Low-Cost High-Quality Adaptive Scalar for Real-Time Multimedia Applications [J].

Chen, Shih-Lun ;

Huang, Hong-Yi ;

Luo, Ching-Hsing .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2011, 21 (11) :1600-1611

[6]

Dosovitskiy A, 2015, PROC CVPR IEEE, P1538, DOI 10.1109/CVPR.2015.7298761

[7]

Garg B., 2016, VDAT 2016 2016 20 IN, P1

[8] BIT-SERIAL SYSTOLIC DIVIDER AND MULTIPLIER FOR FINITE-FIELDS GF(2(M)) [J].

HASAN, MA ;

BHARGAVA, VK .

IEEE TRANSACTIONS ON COMPUTERS, 1992, 41 (08) :972-980

[9]

HOU HS, 1978, IEEE T ACOUST SPEECH, V26, P508

[10] Adaptive image interpolation using probabilistic neural network [J].

Hsieh, Sheng-Hsien ;

Chen, Ching-Han .

EXPERT SYSTEMS WITH APPLICATIONS, 2009, 36 (03) :6025-6029

← 1 2 3 →