The application of dry photoresists in fabricating cost-effective tapered through-silicon vias and redistribution lines in a single step

被引:8
|
作者
Dixit, Pradeep [1 ]
Salonen, Jaakko [1 ]
Pohjonen, Harri [1 ]
Monnoyer, Philippe [1 ]
机构
[1] VTT Tech Res Ctr Finland, Espoo 02044, Finland
关键词
HIGH-ASPECT-RATIO; COPPER ELECTRODEPOSITION; HIGH-DENSITY; MEMS; INTERCONNECTS; TECHNOLOGY;
D O I
10.1088/0960-1317/21/2/025020
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we report a simple and cost-effective technique to fabricate a partially electroplated tapered through-silicon via (TSV) and redistribution line (RDL)-like structures on the field in a single process step using dry laminated photoresists. An array of 100 mu m deep positively tapered silicon vias was etched by a three-step non-Bosch plasma etching process. Insulation, diffusion barrier and seed layers were deposited by low-temperature plasma-enhanced chemical vapor deposition and sputtering processes, respectively. A 15 mu m thick dry MXA115 photoresist was laminated on the wafer by a roller-less vacuum lamination process. The dry resist allows a satisfactory patterning of the RDL-like structures by eliminating the chances of resist residuals falling in the etched TSVs. Direct-current (dc) electroplating was used to deposit 10 mu m thick copper layers on the via sidewalls as well as on the field. Therefore, the electroplating not only partially fills the vias but also forms the RDL structures at the same time. Since both TSVs and RDLs are fabricated together in a single process step, several conventional process steps such as over-burden polishing, lithography, and metal etching were avoided. Compared to the conventional TSV fabrication processes, this dry resist lithography-based method turned out to be simple and very cost-effective in making complex TSV interconnects.
引用
收藏
页数:11
相关论文
共 6 条
  • [1] A multi-step etch method for fabricating slightly tapered through-silicon vias based on modified Bosch process
    Pengrong Lin
    Xiaochen Xie
    Yong Wang
    Binhao Lian
    Guoqi Zhang
    Microsystem Technologies, 2019, 25 : 2693 - 2698
  • [2] A multi-step etch method for fabricating slightly tapered through-silicon vias based on modified Bosch process
    Lin, Pengrong
    Xie, Xiaochen
    Wang, Yong
    Lian, Binhao
    Zhang, Guoqi
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2019, 25 (07): : 2693 - 2698
  • [3] Effect of Process Gases on Fabricating Tapered Through-Silicon vias by Continuous SF6/O2/Ar Plasma Etching
    Dixit, Pradeep
    Vahanen, Sami
    Salonen, Jaakko
    Monnoyer, Philippe
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2012, 1 (03) : P107 - P116
  • [4] Cost-Effective Single-Step Synthesis of Metal Oxide-Supported Ni Catalyst for H2-Production Through Dry Reforming of Methane
    Al-Fatesh, Ahmed S.
    Bamatraf, Nouf A.
    Alreshaidan, Salwa B.
    Abu-Dahrieh, Jehad K.
    Patel, Naitik
    Ibrahim, Ahmed A.
    Fakeeha, Anis H.
    bin Jumah, Abdulrahman
    Kumar, Rawesh
    ARABIAN JOURNAL FOR SCIENCE AND ENGINEERING, 2024, 49 (06) : 8031 - 8047
  • [5] Thermal-Enhanced and Cost-Effective 3D IC Integration with TSV (Through-Silicon Via) Interposers for High-Performance Applications
    Lau, John H.
    Chan, Y. S.
    Lee, S. W. Ricky
    PROCEEDINGS OF THE ASME INTERNATIONAL MECHANICAL ENGINEERING CONGRESS AND EXPOSITION 2010, VOL 4, 2012, : 149 - +
  • [6] Cost-effective Temporary Bonding and Debonding Material Solution towards High-Volume Manufacturing 2.5D/3D Through-Silicon Via Integrated Circuits
    Civale, Yann
    Meynen, Herman
    John, Ranjith S. E.
    Fu, Peng-Fei
    Krausse, Stefan
    Rapps, Thomas
    Lutter, Stefan
    2013 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2013,