DRAMSim2: A Cycle Accurate Memory System Simulator

被引：539

作者：

Rosenfeld, Paul ^{[1
]}

Cooper-Balis, Elliott ^{[1
]}

Jacob, Bruce ^{[1
]}

机构：

[1] Univ Maryland, Dept Elect & Comp Engn, College Pk, MD 20742 USA

来源：

IEEE COMPUTER ARCHITECTURE LETTERS | 2011年 / 10卷 / 01期

关键词：

DRAM; Primary memory; Simulation;

D O I：

10.1109/L-CA.2011.4

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper we present DRAMSim2, a cycle accurate memory system simulator. The goal of DRAMSim2 is to be an accurate and publicly available DDR2/3 memory system model which can be used in both full system and trace-based simulations. We describe the process of validating DRAMSim2 timing against manufacturer Verilog models in an effort to prove the accuracy of simulation results. We outline the combination of DRAMSim2 with a cycle-accurate x86 simulator that can be used to perform full system simulations. Finally, we discuss DRAMVis, a visualization tool that can be used to graph and compare the results of DRAMSim2 simulations.

引用

页码：16 / 19

页数：4

共 13 条

[1]

Aboulenein N., 2001, US Patent, Patent No. [09/966,957, 09966957]

[2] DRAM simulator for design and analysis of digital systems [J].

Alakarhu, J ;

Niittylahti, J .

MICROPROCESSORS AND MICROSYSTEMS, 2002, 26 (04) :189-198

[3]

[Anonymous], 2001, TN4603 MICR TECHN

[4]

[Anonymous], 2007, Memory Systems: Cache, DRAM, Disk

[5]

[Anonymous], 2008, P 17 INT C PAR ARCH

[6]

Cuppu V, 1999, CONF PROC INT SYMP C, P222, DOI 10.1145/307338.300998

[7]

Cuppu V, 2001, CONF PROC INT SYMP C, P62, DOI 10.1109/ISCA.2001.937433

[8]

Patel A., 2010, MARSSx86: Micro-ARchitectural and System Simulator for x86-based Systems

[9]

Rixner S, 2004, INT SYMP MICROARCH, P355

[10]

Rodrigues A., 2010, STRUCTURAL SIMULATIO

← 1 2 →