A 0.3 nW, 0.093%/V Line Sensitivity, Temperature Compensated Bulk-Programmable Voltage Reference for Wireless Sensor Nodes

被引:16
作者
Bhattacharjee, Indranil [1 ]
Chowdary, Gajendranath [1 ]
机构
[1] IIT Hyderabad, Dept Elect Engn, Sangareddy 502285, India
关键词
CMOS voltage reference (VR); picowatt reference; programmable reference; subthreshold VR; ultralow-power; wireless sensor node (WSN); POWER; REGULATOR; PICOWATT; TIME;
D O I
10.1109/TVLSI.2022.3178735
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A picowatt programmable CMOS-based voltage reference (VR) for wireless sensor nodes (WSNs) is proposed in this work. It uses a pMOS current source and an nMOS current sink to generate a temperature-independent output voltage. A body bias potential is used to control the threshold voltage of the nMOS current sink to generate programmable output voltage. The architecture can achieve temperature compensated reference voltages for different temperature characteristics of body bias with the help of digital trimming. The body bias is generated on-chip using a dedicated body bias generation block. The prototype circuit is fabricated in the 0.18-mu m CMOS process with deep-n-well (DNW) and occupies a total area of 0.022 mm(2) including the body bias block and a 10-pF decoupling MIM capacitor. The circuit provides output voltages from 250 to 370 mV. A total of ten chips from two different wafers (five chips per wafer) were measured. The average temperature coefficient (TC) is measured to be 72.17 ppm/degrees C over -40 degrees C to 80 degrees C for a reference voltage of 349.7 mV. The average line sensitivity (LS) obtained is 0.093%/V with a power supply rejection (PSR) of -39 dB at 100 Hz.
引用
收藏
页码:1281 / 1293
页数:13
相关论文
共 42 条
[1]  
[Anonymous], TIPS TRICKS DESIGNIN
[2]  
[Anonymous], 2021, Fundamentals of modern VLSI devices
[3]  
[Anonymous], 2006, Solid State Electronic Devices
[4]  
Bhattacharjee I., 2020, P IEEE INT S CIRC SY, P1
[5]   A Single-Trim Switched Capacitor CMOS Bandgap Reference With a 3σ Inaccuracy of+0.02%,-0.12% for Battery-Monitoring Applications [J].
Boo, Jun-Ho ;
Cho, Kang-Il ;
Kim, Ho-Jin ;
Lim, Jae-Geun ;
Kwak, Yong-Sik ;
Lee, Seung-Hoon ;
Ahn, Gil-Cho .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2021, 56 (04) :1197-1206
[6]   Ultra-low-power wireless systems: Energy-efficient radios for the internet of things [J].
Burdett, Alison .
IEEE Solid-State Circuits Magazine, 2015, 7 (02) :18-28
[7]   DRAIN-INDUCED BARRIER-LOWERING ANALYSIS IN VLSI MOSFET DEVICES USING TWO-DIMENSIONAL NUMERICAL SIMULATIONS [J].
CHAMBERLAIN, SG ;
RAMANAN, S .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1986, 33 (11) :1745-1753
[8]   An ultra-low-power memory with a subthreshold power supply voltage [J].
Chen, Jinhui ;
Clark, Lawrence T. ;
Chen, Tai-Hua .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (10) :2344-2353
[9]   A 99% Current Efficient Three-Transistor Regulator With Built-In 80 ppm/degrees C Reference, for 0-10 mA Loads [J].
Chowdary, Gajendranath ;
Aashish, T. R. ;
Chatterjee, Shouri .
IEEE SOLID-STATE CIRCUITS LETTERS, 2018, 1 (02) :26-29
[10]   Picowatt, 0.45-0.6 V Self-Biased Subthreshold CMOS Voltage Reference [J].
de Oliveira, Arthur Campos ;
Cordova, David ;
Klimach, Hamilton ;
Bampi, Sergio .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2017, 64 (12) :3036-3046