Impact on mask technology from the viewpoint of DRAM trend

被引:0
作者
Koyama, K [1 ]
机构
[1] NEC, ULSI Device Dev Lab, Sagamihara, Kanagawa 2291198, Japan
来源
PHOTOMASK AND X-RAY MASK TECHNOLOGY V | 1998年 / 3412卷
关键词
DRAM; CD linearity; defect inspection; address size; reticle size; pellicle;
D O I
10.1117/12.328805
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The development of DRAM is currently in transition from a 0.25um design rule for 256Mbit DRAM to a 0.18um design rule for 1Gbit DRAM. There are five important points to improving mask technology for DRAM fabrication below 0.18um design rule. One is good CD linearity between mask pattern size and design pattern size with minimal pattern size and density dependence. Second is high defect inspection sensitivity and good repair capability in PSM and OPC mask patterns, any angle patterns, and contact patterns, because printing pattern defects are caused not only by mask defects but also by limitations of lithographic resolution. Third is a small minimum address size which needs to be below 0.005um for memory cell design. Fourth is large reticle size which should be greater than the current 6-inches for multi-die reticles. The fifth and final point is new pellicle material research which is needed for ArF lithography.
引用
收藏
页码:10 / 17
页数:8
相关论文
共 50 条
  • [21] Ambit: In-Memory Accelerator for Bulk Bitwise Operations Using Commodity DRAM Technology
    Seshadri, Vivek
    Lee, Donghyuk
    Mullins, Thomas
    Hassan, Hasan
    Boroumand, Amirali
    Kim, Jeremie
    Kozuch, Michael A.
    Mutlu, Onur
    Gibbons, Phillip B.
    Mowry, Todd C.
    50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), 2017, : 273 - 287
  • [22] Novel STI Technology for Enhancing Reliability of High-k/Metal Gate DRAM
    Park, Hyojin
    Kil, Gyuhyun
    Sung, Wonju
    Han, Junghoon
    Song, Jungwoo
    Choi, Byoungdeog
    IEEE ACCESS, 2024, 12 : 139427 - 139434
  • [23] ELECTRON-BEAM DIRECT WRITING TECHNOLOGY FOR 64-MB DRAM LSIS
    MURAI, F
    NAKAYAMA, Y
    SAKAMA, I
    KAGA, T
    NAKAGOME, Y
    KAWAMOTO, Y
    OKAZAKI, S
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1990, 29 (11): : 2590 - 2595
  • [24] Evolution of materials technology for stacked-capacitors in 65 nm embedded-DRAM
    Gerritsen, E
    Emonet, N
    Caillat, C
    Jourdan, N
    Piazza, M
    Fraboulet, D
    Boeck, B
    Berthelot, A
    Smith, S
    Mazoyer, P
    SOLID-STATE ELECTRONICS, 2005, 49 (11) : 1767 - 1775
  • [25] Architecting Heterogeneous Memory Systems with DRAM Technology Only: A Case Study on Relational Database
    Qiao, Yifan
    Chen, Xubin
    Hao, Jingpeng
    Zhang, Tong
    Xie, Changsheng
    Wu, Fei
    PROCEEDINGS OF 2020 IEEE/ACM WORKSHOP ON MEMORY CENTRIC HIGH PERFORMANCE COMPUTING (MCHPC 2020), 2020, : 25 - 33
  • [26] A Study of Wiggling AA modeling and Its Impact on the Device Performance in Advanced DRAM
    Wang, QingPeng
    Chen, Yu De
    Huang, Jacky
    Joseph, Ervin
    2020 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2020), 2020, : 101 - 104
  • [27] Sub-20-nm DRAM Technology under Negative Bias Temperature Instability (NBTI) : from Characterization to Physical Origin Identification
    Wang, Da
    Xue, Yongkang
    Liu, Yong
    Ren, Pengpeng
    Sun, Zixuan
    Wang, Zirui
    Liu, Yueyang
    Cheng, Zhijun
    Yang, Haiyang
    Liu, Xiangli
    Wu, Blacksmith
    Cao, Kanyu
    Wang, Runsheng
    Ji, Zhigang
    Huang, Ru
    2024 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, IRPS 2024, 2024,
  • [28] Intra-field mask-to-mask overlay, separating the mask writing from the dynamic pellicle contribution
    van Haren, Richard
    Steinert, Steffen
    Mouraille, Orion
    D'have, Koen
    van Dijk, Leon
    Otten, Ronald
    Beyer, Dirk
    PHOTOMASK JAPAN 2018: XXV SYMPOSIUM ON PHOTOMASK AND NEXT-GENERATION LITHOGRAPHY MASK TECHNOLOGY, 2018, 10807
  • [29] High yielding self-aligned contact process for a 0.150-μm DRAM technology
    Rupp, TS
    Dobuzinsky, D
    Lu, ZJ
    Sardesai, VY
    Liu, HY
    Maldei, M
    Faltermeier, J
    Gambino, J
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2002, 15 (02) : 223 - 228
  • [30] Design and analysis of gate all around stacked nanosheet-DRAM for future technology node
    Khan, Imtiyaz Ahmad
    Manhas, Sanjeev Kumar
    Pakala, Mahendra
    Kumar, Arvind
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2024, 63 (02)