Fair queueing for input-buffered switches with back pressure

被引:4
|
作者
Li, SZ [1 ]
Chen, JG [1 ]
Ansari, N [1 ]
机构
[1] New Jersey Inst Technol, Dept Elect & Comp Engn, Newark, NJ 07102 USA
来源
ICAATM'98: 1998 1ST IEEE INTERNATIONAL CONFERENCE ON ATM | 1998年
关键词
input-buffered switch; fair queueing; back pressure;
D O I
10.1109/ICATM.1998.688185
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The output-buffered switching architecture, though is able to offer high throughput, guaranteed delay and fairness, is not practical owing to its lack of scalability, i.e., the memory size, speed, and control logic have to be scaled up proportionally to the number of input links, thus becoming infeasible for large switches. The commercial and research trend is to adopt architecture with input buffering which is scalable, but yields lower throughput and lacks the quality-of-service features such as delay bound and fairness. Although the problem of low throughput owing to head of line blocking in input-buffered switches can be resolved by adopting per-output-port queueing in each input port, the contention among input ports still limits the throughput. Existing schedulers designed for input-buffered switches attempt to improve throughput by imposing back pressure to the contending cells, and scheduling cells free of contention for transmission, at the expense of delay and fairness. In this paper, we modeled and analyzed the back pressure with independent Bernoulli traffic load, and showed that back pressure occurs with high probability under loaded traffic. We also derived the average queue length at the Input buffer. To address the above issues in input-buffered switches, we proposed a new algorithm, referred to as min-max fair input queueing (MFIQ), which minimizes the additional delay caused by back pressure and at the same time provides fair service among competing sessions.
引用
收藏
页码:252 / 259
页数:8
相关论文
共 50 条
  • [1] QOAG: An efficient queueing policy for input-buffered packet switches
    Liu, NH
    Yeung, KL
    ICC 2000: IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CONFERENCE RECORD, VOLS 1-3: GLOBAL CONVERGENCE THROUGH COMMUNICATIONS, 2000, : 1753 - 1757
  • [2] Discrete-time queueing models with feedback for input-buffered ATM switches
    Laevens, K
    Bruneel, H
    PERFORMANCE EVALUATION, 1996, 27-8 : 71 - 87
  • [3] Discrete-time queueing models with feedback for input-buffered ATM switches
    Laevens, K.
    Bruneel, H.
    Performance Evaluation, 1996, 27-28 : 71 - 87
  • [4] Fair prioritized scheduling in an input-buffered switch
    Lund, C
    Phillips, S
    Reingold, N
    BROADBAND COMMUNICATIONS: GLOBAL INFRASTRUCTURE FOR THE INFORMATION AGE, 1996, : 358 - 369
  • [5] Lookahead scheduling algorithm for input-buffered packet switches
    Yeung, KL
    Liu, NH
    Shi, H
    GLOBECOM'99: SEAMLESS INTERCONNECTION FOR UNIVERSAL SERVICES, VOL 1-5, 1999, : 1216 - 1221
  • [6] Fair Scheduling for Input Buffered Switches
    Nan Ni
    Laxmi N. Bhuyan
    Cluster Computing, 2003, 6 (2) : 105 - 114
  • [7] ATM input-buffered switches with the guaranteed-rate property
    Hung, A
    Kesidis, G
    McKeown, N
    THIRD IEEE SYMPOSIUM ON COMPUTERS AND COMMUNICATIONS, PROCEEDINGS, 1998, : 331 - 335
  • [8] An analytical model for input-buffered optical packet switches with reconfiguration overhead
    Kuan-Hung Chou
    Woei Lin
    Photonic Network Communications, 2011, 22 : 209 - 220
  • [9] A new packet scheduling algorithm for input-buffered multicast packet switches
    Liu, NH
    Yeung, KL
    GLOBECOM 97 - IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE, CONFERENCE RECORD, VOLS 1-3, 1997, : 1695 - 1699
  • [10] Fair Queueing based Packet Scheduling for Buffered Crossbar Switches
    Pan, Deng
    Makki, Kia
    Pissinou, Niki
    GLOBECOM 2009 - 2009 IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE, VOLS 1-8, 2009, : 1592 - 1597