Static hazard elimination for a logical circuit using quantum dot cellular automata

被引：6
|
作者：
Khan, Angshuman [1 ]
Chakrabarty, Ratna [2 ]
De, Debashis [3 ]
机构：
[1] Univ Engn & Management, Dept Elect & Commun Engn, Jaipur, Rajasthan, India
[2] Inst Engn & Management, Dept Elect & Commun Engn, Kolkata, India
[3] West Bengal Univ Technol, Dept Comp Sci & Engn, Kolkata, India
来源：
MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS | 2017年 / 23卷 / 09期
关键词：
Clock Signal; Digital Circuit; Static Hazard; Majority Gate; Asynchronous Circuit;
D O I：
10.1007/s00542-016-3057-2
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Quantum dot cellular automata (QCA) is an upcoming nano-technology for its high speed and low power operation in the field of nano-science and nano-electronics. As QCA overcomes the drawbacks of CMOS technology, it has appreciable applications in quantum computation. There are thousands of designs of different logical circuits using QCA but there is no hazard free design of the logical circuits in the field of QCA. In a circuit, hazards always produce an unpredictable output which can be avoided. In this paper, both hazardous and hazard-free asynchronous sequential circuits are considered and compared in terms of kink energy. It is shown that hazard free asynchronous circuit performs better in terms of kink energy in the field of QCA.
引用
收藏
页码：4169 / 4177
页数：9
相关论文
共 50 条
  • [1] Static hazard elimination for a logical circuit using quantum dot cellular automata
    Angshuman Khan
    Ratna Chakrabarty
    Debashis De
    Microsystem Technologies, 2017, 23 : 4169 - 4177
  • [2] Elimination of Static Hazard in 2:1 Multiplexer using Quantum dot Cellular Automata
    Khan, Angshuman
    Mandal, Sikta
    PROCEEDINGS OF THE 2016 IEEE STUDENTS' TECHNOLOGY SYMPOSIUM (TECHSYM), 2016, : 229 - 234
  • [3] Sequential circuit design using quantum-dot cellular automata
    Namita
    Sasamal, Trailokya Nath
    FIRST INTERNATIONAL CONFERENCE ON POWER ENGINEERING COMPUTING AND CONTROL (PECCON-2017 ), 2017, 117 : 442 - 449
  • [4] Circuit switching with Quantum-Dot Cellular Automata
    Das, Jadav Chandra
    De, Debashis
    NANO COMMUNICATION NETWORKS, 2017, 14 : 16 - 28
  • [5] Logical circuits using quantum cellular automata
    He, Hongbo
    Zhou, Jicheng
    Hu, Huifang
    Li, Yibing
    Guti Dianzixue Yanjiu Yu Jinzhan/Research & Progress of Solid State Electronics, 2001, 21 (03): : 265 - 270
  • [6] An Efficient Design of Adder/Subtractor Circuit using Quantum Dot Cellular Automata
    Bardhan, Rajon
    Sultana, Tania
    Lisa, Nusrat Jahan
    2015 18TH INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION TECHNOLOGY (ICCIT), 2015, : 495 - 500
  • [7] Sequential Circuit Design using Quantum-Dot Cellular Automata (QCA)
    Lim, Lee Ai
    Ghazali, Azrul
    Yan, Sarah Chan Tji
    Fat, Chau Chien
    2012 IEEE INTERNATIONAL CONFERENCE ON CIRCUITS AND SYSTEMS (ICCAS), 2012, : 162 - 167
  • [8] Adder Circuit Design using Advanced Quantum Dot Cellular Automata (AQCA)
    Chawla, Rashmi
    Kumar, Prashant
    Yadav, Priya
    2015 NATIONAL CONFERENCE ON RECENT ADVANCES IN ELECTRONICS & COMPUTER ENGINEERING (RAECE), 2015, : 65 - 69
  • [9] Logical devices implemented using quantum cellular automata
    Tougaw, P. Douglas
    Lent, Craig S.
    1818, (75):
  • [10] Fault Masking in Quantum-dot Cellular Automata using Prohibitive Logic Circuit
    Nath, Rajdeep Kumar
    Sen, Bibhash
    Daga, Rachit
    Chakraborty, Nilesh
    Tibrewal, Harsh
    Sikdar, Biplab K.
    2015 19TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2015,
12345