Ultra-thin chip technology and applications, a new paradigm in silicon technology

被引：67

作者：

Burghartz, Joachim N. ^{[1
]}

Appel, Wolfgang ^{[1
]}

Harendt, Christine ^{[1
]}

Rempp, Horst ^{[1
]}

Richter, Harald ^{[1
]}

Zimmermann, Martin ^{[1
]}

机构：

[1] Inst Mikroelekt Stuttgart IMS CHIPS, Stuttgart, Germany

来源：

SOLID-STATE ELECTRONICS | 2010年 / 54卷 / 09期

关键词：

Thin silicon chip fabrication; Porous silicon; Buried cavity formation; Thin chip singulation; Flexible electronics; 3D chip stacking; GLOBAL INTERCONNECT DESIGN; CIRCUITS;

D O I：

10.1016/j.sse.2010.04.042

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Ultra-thin chip technology has potential to provide solutions for overcoming bottlenecks in silicon technology and for leading to new applications. This, however, requires new techniques in fabricating very thin wafers or chips, in applying them to device integration processes and in assembly and packaging. Therefore, ultra-thin chips and the related applications represent a new paradigm in silicon technology. The paper highlights the prominent applications of ultra-thin chips, alerts to the related technological issues and compares the candidate enabling technologies. (c) 2010 Elsevier Ltd. All rights reserved.

引用

页码：818 / 829

页数：12

共 37 条

[21]

Liu L, 2008, IEEE INT SYM ELEC IN, P1

[22] Interconnect opportunities for gigascale integration [J].

Meindl, JD ;

Davis, JA ;

Zarkesh-Ha, P ;

Patel, CS ;

Martin, KP ;

Kohl, PA .

IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2002, 46 (2-3) :245-263

[23] High-performance CMOS circuits fabricated by excimer-laser-annealed poly-Si TFTs on glass substrates [J].

Mishima, Y ;

Yoshino, K ;

Takeuchi, F ;

Ohgata, K ;

Takei, M ;

Sasaki, N .

IEEE ELECTRON DEVICE LETTERS, 2001, 22 (02) :89-91

[24] Polymeric substrate spin-cast diF-TESADT OTFT circuits [J].

Park, Sung Kyu ;

Mourey, Devin A. ;

Subramanian, Sankar ;

Anthony, John E. ;

Jackson, Thomas N. .

IEEE ELECTRON DEVICE LETTERS, 2008, 29 (09) :1004-1006

[25] Three-dimensional integrated circuits and the future of system-on-chip designs [J].

Patti, Robert S. .

PROCEEDINGS OF THE IEEE, 2006, 94 (06) :1214-1224

[26] SILICON AS A MECHANICAL MATERIAL [J].

PETERSEN, KE .

PROCEEDINGS OF THE IEEE, 1982, 70 (05) :420-457

[27] Die stacking technology for terabit chip-to-chip communications [J].

Rahman, Arifur ;

Trezza, John ;

New, Bernie ;

Trimberger, Steve .

PROCEEDINGS OF THE IEEE 2006 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2006, :587-590

[28] Through silicon via technology - Processes and reliability for wafer-level 3D system integration [J].

Ramm, P. ;

Wolf, M. J. ;

Klumpp, A. ;

Wieland, R. ;

Wunderle, B. ;

Michel, B. ;

Reichl, H. .

58TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, PROCEEDINGS, 2008, :841-+

[29]

REMPP H, 2008, P INT SOL ST CIRC C, P334

[30] Investigations of the influence of dicing techniques on the strength properties of thin silicon [J].

Schoenfelder, Stephan ;

Ebert, Matthias ;

Landesberger, Christof ;

Bock, Karlheinz ;

Bagdahn, Joerg .

MICROELECTRONICS RELIABILITY, 2007, 47 (2-3) :168-178

← 1 2 3 4 →