Ultra-thin chip technology and applications, a new paradigm in silicon technology

被引:67
作者
Burghartz, Joachim N. [1 ]
Appel, Wolfgang [1 ]
Harendt, Christine [1 ]
Rempp, Horst [1 ]
Richter, Harald [1 ]
Zimmermann, Martin [1 ]
机构
[1] Inst Mikroelekt Stuttgart IMS CHIPS, Stuttgart, Germany
关键词
Thin silicon chip fabrication; Porous silicon; Buried cavity formation; Thin chip singulation; Flexible electronics; 3D chip stacking; GLOBAL INTERCONNECT DESIGN; CIRCUITS;
D O I
10.1016/j.sse.2010.04.042
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Ultra-thin chip technology has potential to provide solutions for overcoming bottlenecks in silicon technology and for leading to new applications. This, however, requires new techniques in fabricating very thin wafers or chips, in applying them to device integration processes and in assembly and packaging. Therefore, ultra-thin chips and the related applications represent a new paradigm in silicon technology. The paper highlights the prominent applications of ultra-thin chips, alerts to the related technological issues and compares the candidate enabling technologies. (c) 2010 Elsevier Ltd. All rights reserved.
引用
收藏
页码:818 / 829
页数:12
相关论文
共 37 条
[1]  
[Anonymous], INT TECHNOLOGY ROADM
[2]  
[Anonymous], 2007, C123907 ASTM INT
[3]   Polymer electronics systems - Polytronics [J].
Bock, K .
PROCEEDINGS OF THE IEEE, 2005, 93 (08) :1400-1406
[4]  
Burghartz J., 2008, IEEE ISSCC, P142, DOI DOI 10.1109/ISSCC.2008.4523097
[5]   A New Fabrication and Assembly Process for Ultrathin Chips [J].
Burghartz, Joachim N. ;
Appel, Wolfgang ;
Rempp, Horst D. ;
Zimmermann, Martin .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (02) :321-327
[6]  
Burghartz JoachimN., 2006, 8 INT C SOLID STATE, P528
[7]  
DEKKER R, 2004, THESUS TU DELFT NETH
[8]  
Ganesh VP, 2006, IEEE/CPMT INT EL MFG, P20
[9]  
GANESH WP, 2006, P INT EL MAUNF TECHN, P26
[10]  
HEINZE PM, 2008, 9 INT WORKSH FOR BE