Reliability challenges in analog and mixed signal technologies

被引:21
作者
Chaparala, Prasad [1 ]
Brisbin, Douglas [1 ]
Kim, Jonggook [1 ]
OConnell, Barry [1 ]
机构
[1] Natl Semicond Corp, 2900 Semicond Dr,M-S E-155, Santa Clara, CA 95052 USA
来源
IPFA 2007: PROCEEDINGS OF THE 14TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS | 2007年
关键词
D O I
10.1145/1287853.1287870
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Unique analog product application requirements such as high speed, low noise, low power, high precision and high voltage demand complex analog process technologies. This complexity poses several reliability challenges that are specific to each technology. In this paper some of the key reliability mechanisms in most common analog process technologies are highlighted. To meet broad range of analog IC reliability requirements, in-depth device reliability characterization is essential besides the traditional process reliability qualification.
引用
收藏
页码:135 / +
页数:3
相关论文
共 39 条
[1]   PMOS NBTI-induced circuit mismatch in advanced technologies [J].
Agostinelli, M ;
Lau, S ;
Pae, S ;
Marzolf, P ;
Muthali, H ;
Jacobs, S .
2004 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS, 2004, :171-175
[2]  
BOLAM R, 2000, IEDM
[3]  
BRISBIN, 2004, P INT REL PHYS S, P265
[4]   Substrate current independent hot carrier degradation in NLDMOS devices [J].
Brisbin, D. ;
Lindorfer, P. ;
Chaparala, P. .
2006 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 44TH ANNUAL, 2006, :329-+
[5]   Optimizing the hot carrier reliability of N-LDMOS transistor arrays [J].
Brisbin, D ;
Strachan, A ;
Chaparala, P .
MICROELECTRONICS RELIABILITY, 2005, 45 (7-8) :1021-1032
[6]   Hot carrier reliability of N-LDMOS transistor arrays for power BiCMOS applications [J].
Brisbin, D ;
Strachan, A ;
Chaparala, P .
40TH ANNUAL PROCEEDINGS: INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2002, :105-110
[7]  
BRISBINN D, P INT REL PHYS S, P608
[8]   THE IMPACT OF NMOSFET HOT-CARRIER DEGRADATION ON CMOS ANALOG SUBCIRCUIT PERFORMANCE [J].
CHAN, VH ;
CHUNG, JE .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (06) :644-649
[9]   Impact of NBTI and HCI on PMOSFET threshold voltage drift [J].
Chaparala, P ;
Brisbin, D .
MICROELECTRONICS RELIABILITY, 2005, 45 (01) :13-18
[10]   NBTI in dual gate oxide PMOSFETs [J].
Chaparala, P ;
Brisbin, D ;
Shibley, J .
2003 8TH INTERNATIONAL SYMPOSIUM ON PLASMA- AND PROCESS-INDUCED DAMAGE, 2003, :138-141