共 13 条
[1]
[Anonymous], 2009, JESD22B104C JEDEC
[2]
Bentata Y., 2008, P EUROSIME 2008 INT, DOI [10.1109/ESIME.2008.4525013, DOI 10.1109/ESIME.2008.4525013]
[3]
Dhiman H. s., 2008, ICEPT
[4]
Fan X. J., 2013, PACKAGING MANUFACTUR, V3
[5]
Wafer level chip scale packaging (WL-CSP): An overview
[J].
IEEE TRANSACTIONS ON ADVANCED PACKAGING,
2000, 23 (02)
:198-205
[6]
Hamano T, 1999, INTERNATIONAL SYMPOSIUM ON ADVANCED PACKAGING MATERIALS: PROCESSES, PROPERTIES AND INTERFACES, PROCEEDINGS, P221
[7]
Hunt J., 2000, EL MAN TECHN S IEMT
[8]
JEDEC, 2003, Report No. JESD22-B111
[9]
Board level reliability of CSP
[J].
48TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1998 PROCEEDINGS,
1998,
:525-531
[10]
A study of board level reliability test with bump structure of WLCSP lead-free solder joints
[J].
2007 INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS,
2007,
:323-+