Study on the board-level drop test of WLCSP with RDL by finite element analysis

被引:0
作者
Zhai Xinduo [1 ]
Wang Jun [1 ]
Guo Hongyan [2 ]
Zhang Li [2 ]
机构
[1] Fudan Univ, Dept Mat Sci, 220 Handan Rd, Shanghai 200433, Peoples R China
[2] Jiangyin Changdian Adv Packaging Co Ltd, Jiangyin 214431, Peoples R China
来源
2013 14TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT) | 2013年
关键词
Drop test; RDL; WLCSP; FEA; RELIABILITY;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The dropping test of WLCSP with RDL on board-level was investigated by numerical method in this study. The asymmetric pattern of WLCSP devices mounted on the PCB board was considered. Using the finite element analysis, the stress and energy in the WLCSP with RDL was predicted under the dropping test conditions. The critical locations of WLCSP device on the PCB in the dropping test were identified by effective models, which simplified the detail structures, e.g. thin layers. Thereby, the fine models with RDL etc. in the critical locations were built in ANSYS and analyzed under mechanical shock loading of 2000G in 0.5ms. The stress in the RDL under the critical solder joints were compared when the device was in different locations and the effect of RDL was illustrated. On the basis of the above analysis, the suggestions for improving the reliability of WLCSP with RDL were proposed.
引用
收藏
页码:539 / +
页数:2
相关论文
共 13 条
[1]  
[Anonymous], 2009, JESD22B104C JEDEC
[2]  
Bentata Y., 2008, P EUROSIME 2008 INT, DOI [10.1109/ESIME.2008.4525013, DOI 10.1109/ESIME.2008.4525013]
[3]  
Dhiman H. s., 2008, ICEPT
[4]  
Fan X. J., 2013, PACKAGING MANUFACTUR, V3
[5]   Wafer level chip scale packaging (WL-CSP): An overview [J].
Garrou, P .
IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2000, 23 (02) :198-205
[6]  
Hamano T, 1999, INTERNATIONAL SYMPOSIUM ON ADVANCED PACKAGING MATERIALS: PROCESSES, PROPERTIES AND INTERFACES, PROCEEDINGS, P221
[7]  
Hunt J., 2000, EL MAN TECHN S IEMT
[8]  
JEDEC, 2003, Report No. JESD22-B111
[9]   Board level reliability of CSP [J].
Juso, H ;
Yamaji, Y ;
Kimura, T ;
Fujita, K ;
Kada, M .
48TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1998 PROCEEDINGS, 1998, :525-531
[10]   A study of board level reliability test with bump structure of WLCSP lead-free solder joints [J].
Kao, Frank ;
Tseng, Zhi Hao ;
Ho, Chun Sheng ;
Chen, Stan ;
Lan, Chang-Yi ;
Chien, Feng Lung .
2007 INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2007, :323-+