A Low-Power NB-IoT Transceiver With Digital-Polar Transmitter in 180-nm CMOS

被引:51
作者
Song, Zheng [1 ,2 ]
Liu, Xiliang [1 ,2 ]
Zhao, Xiaokun [1 ,2 ]
Liu, Qiongbing [1 ,2 ]
Jin, Zongming [1 ,2 ]
Chi, Baoyong [1 ,2 ]
机构
[1] Tsinghua Univ, Inst Microelect, Beijing 100084, Peoples R China
[2] Tsinghua Univ, Tsinghua Natl Lab Informat Sci & Technol, Beijing 100084, Peoples R China
基金
中国国家自然科学基金;
关键词
NB-IoT; wireless transceiver; polar transmitter; digital transmitter; CMOS; digital power amplifier; RF; SELF-CALIBRATION; AMPLIFIER;
D O I
10.1109/TCSI.2017.2707412
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A fully integrated 750 similar to 960 MHz wireless transceiver (TRX) is presented for single-tone NB-IoT applications. Effective design methodologies and techniques, from the system level to circuit level, are proposed to address various design challenges while achieving low-power consumption. The TRX consists of a low-IF receiver with 180-kHz signal bandwidth, a digital polar transmitter with 3.75-kHz signal bandwidth, and a fractional-N frequency synthesizer. Passive current mixer is employed in the receiver to improve the linearity and avoid the sensitivity degradation due to 1/f noise. Automatic I/Q imbalance calibration is integrated to improve image rejection ratio (IRR) with the aid of external FPGA. The transmitter is implemented in the digital polar architecture to improve the narrow-band spectrum purity, integrated with an inverse Class-D digital power amplifier (DPA) to achieve high output power and efficiency. A Class-C voltage-controlled oscillator with automatic frequency control assisted the dynamic gate biasing technique is used in the fractional-N PLL frequency synthesizer. Two prototypes are implemented in 180-nm CMOS. By optimizing analog baseband configuration in the receiver and utilizing the revised thermometer-coding and binary-coding-based array placement in the DPA, the receiver achieves 4.0-dB noise figure, 48-dB IRR, and 60-dB PGA dynamic range, and the DPA outputs 23.2dBm maximum saturation power with 44.5% PAE. Furthermore, the transmitter system verifications demonstrate 3.87% error-vector magnitude (EVM) for 891 MHz pi/4-DQPSK signals at 18.87- dBm output power with -40-dBc out-of-band rejection. The transmitter achieves a dynamic range from -35 to 20 dBm when the demodulation EVM threshold of the system is set to 10%.
引用
收藏
页码:2569 / 2581
页数:13
相关论文
共 20 条
[1]  
[Anonymous], 2016, Wireless Communications and Networking Conference (WCNC), 2016 IEEE
[2]  
Ba A, 2016, ISSCC DIG TECH PAP I, V59, P440, DOI 10.1109/ISSCC.2016.7418096
[3]  
Bardyn JP, 2016, PROC EUR SOLID-STATE, P25, DOI 10.1109/ESSCIRC.2016.7598235
[4]   The Design of All-Digital Polar Transmitter Based on ADPLL and Phase Synchronized ΔΣ Modulator [J].
Chen, Jian ;
Rong, Liang ;
Jonsson, Fredrik ;
Yang, Geng ;
Zheng, Li-Rong .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (05) :1154-1164
[5]   A Fully-Integrated Efficient CMOS Inverse Class-D Power Amplifier for Digital Polar Transmitters [J].
Chowdhury, Debopriyo ;
Thyagarajan, Siva V. ;
Ye, Lu ;
Alon, Elad ;
Niknejad, Ali M. .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (05) :1113-1122
[6]  
farnham Kaelly, 2017, SYSTEM SIMULATION PR
[7]  
Ikeda S, 2013, IEEE RAD FREQ INTEGR, P439
[8]  
Lai JW, 2013, ISSCC DIG TECH PAP I, V56, P342, DOI 10.1109/ISSCC.2013.6487762
[9]   Class-C Harmonic CMOS VCOs, With a General Result on Phase Noise [J].
Mazzanti, Andrea ;
Andreani, Pietro .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (12) :2716-2729
[10]   The performance and efficiency of envelope elimination and restoration transmitters for future multiple-input multiple-output wireless local area networks [J].
Nesimoglu, T. ;
Parker, S. C. J. ;
Morris, K. A. ;
McGeehan, J. P. .
IET COMMUNICATIONS, 2008, 2 (03) :473-483