Operational Amplifier Design Employing DTMOS Technique with Dual Supply Voltages

被引:0
|
作者
Alaybeyoglu, Ersin [1 ,3 ]
Ozenli, Deniz [2 ,3 ]
机构
[1] Bartin Univ, Dept Elect & Elect Engn, TR-74100 Bartin, Turkey
[2] Natl Def Univ, Air Force Acad, Dept Elect Engn, TR-34149 Istanbul, Turkey
[3] Istanbul Tech Univ, Dept Elect & Commun Engn, TR-34467 Istanbul, Turkey
关键词
CMOS analog integrated circuits; Operational Amplifier; DTMOS; OP-AMP; PIPELINED ADC; OPAMP; FILTER;
D O I
10.1142/S0218126622500359
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
An operational amplifier (OPAMP) for portable devices with dual supply voltage is presented in this work. The design is realized with a 600mV supply for the core design and a 1.8V supply for the biasing circuit to improve input common mode range (ICMR), gain, and common mode rejection ratio (CMRR). The designed amplifier is implemented with dynamic threshold voltage MOSFET (DTMOS) transistors to decrease power consumption and increase the performance of the design. The power consumption of the core design is obtained as 2 mu W while the biasing circuitry consumes 7.38 mu W. The application of different supply voltages has greatly increased the gain of the circuit, where the circuit exhibits 100.2dB DC gain and 3.41MHz gain bandwidth product (GBW). CMRR of the designed circuit is 84.22dB. The simulations are performed in Cadence environment with 0.18 mu m CMOS technology.
引用
收藏
页数:20
相关论文
共 50 条
  • [21] DESIGN LOW VOLTAGE FGMOS OPERATIONAL AMPLIFIER FOR POWER APPLICATIONS
    Jamal, M. B. K.
    Chew, S. P.
    Khadijah, Bt, I
    Noormiza, S. Bt M.
    MATERIALS SCIENCE AND INFORMATION TECHNOLOGY, PTS 1-8, 2012, 433-440 : 4189 - 4193
  • [22] Single-Event-Hardened CMOS Operational Amplifier Design
    Blaine, Raymond W.
    Atkinson, Nick M.
    Kauppila, Jeffrey S.
    Loveless, T. Daniel
    Armstrong, Sarah E.
    Holman, W. Tim
    Massengill, Lloyd W.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2012, 59 (04) : 803 - 810
  • [23] Automated Design of CMOS Operational Amplifier Using a Neural Network
    Murphy, Sean D.
    McCarthy, Kevin G.
    2021 32ND IRISH SIGNALS AND SYSTEMS CONFERENCE (ISSC 2021), 2021,
  • [24] Design of high performance folded-cascode operational amplifier
    Zhang, Y.
    Mei, J. S.
    Zheng, G. X.
    INFORMATION SCIENCE AND ELECTRONIC ENGINEERING, 2017, : 437 - 440
  • [25] A High Gain Operational Amplifier via an Efficient Conductance Cancellation Technique
    Huang, Bin
    Chen, Degang
    2014 IEEE PROCEEDINGS OF THE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2014,
  • [26] Design of a high gain rail-to-rail operational amplifier
    Song, M. X.
    Guan, Z. Q.
    INFORMATION SCIENCE AND ELECTRONIC ENGINEERING, 2017, : 261 - 264
  • [27] A Low Noise Operational Amplifier Design Using Chopper Stability
    Liu Xiaowei
    Liu Liang
    Yang Jian
    Chen Song
    Chen Weiping
    MICRO-NANO TECHNOLOGY XIV, PTS 1-4, 2013, 562-565 : 1450 - 1454
  • [28] Design Optimization of Power and Area of Two-Stage CMOS Operational Amplifier Utilizing Chaos Grey Wolf Technique
    Maddileti, Telugu
    Salendra, Govindarajulu
    Sivappagari, Chandra Mohan Reddy
    INTERNATIONAL JOURNAL OF ADVANCED COMPUTER SCIENCE AND APPLICATIONS, 2020, 11 (07) : 465 - 479
  • [29] A New Design of NCFF Compensated Operational Amplifier for Continuous-Time Delta Sigma Modulator
    Ghosh, Kasturi
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2023, 32 (17)
  • [30] Design of Two Stage CMOS Operational Transconductance Amplifier with Slew Rate Enhancement Technique using 180nm
    Lahariya, Aparna
    Gupta, Anshu
    2015 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, SIGNALS, COMMUNICATION AND OPTIMIZATION (EESCO), 2015,