Optimum Circuits for Bit Reversal

被引：36

作者：

Garrido, Mario ^{[1
]}

Grajal, Jesus ^{[2
]}

Gustafsson, Oscar ^{[1
]}

机构：

[1] Linkoping Univ, Dept Elect Engn, S-58183 Linkoping, Sweden

[2] Univ Politecn Madrid, Dept Signal Syst & Radiocommun, E-28040 Madrid, Spain

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2011年 / 58卷 / 10期

关键词：

Bit reversal; fast Fourier transform (FFT); pipelined architecture; FFT; PERMUTATION;

D O I：

10.1109/TCSII.2011.2164141

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This brief presents novel circuits for calculating bit reversal on a series of data. The circuits are simple and consist of buffers and multiplexers connected in series. The circuits are optimum in two senses: they use the minimum number of registers that are necessary for calculating the bit reversal and have minimum latency. This makes them very suitable for calculating the bit reversal of the output frequencies in hardware fast Fourier transform (FFT) architectures. This brief also proposes optimum solutions for reordering the output frequencies of the FFT when different common radices are used, including radix-2, radix-2(k), radix-4, and radix-8.

引用

页码：657 / 661

页数：5

共 21 条

[1] On Output Reorder Buffer Design of Bit Reversed Pipelined Continuous Data FFT Architecture [J].

Chakraborty, Tuhin Subhra ;

Chakrabarti, Saswat .

2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, :1132-1135

[2] An Efficient VLSI Architecture for Normal I/O Order Pipeline FFT Design [J].

Chang, Yun-Nan .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2008, 55 (12) :1234-1238

[3] An Energy-Efficient Partial FFT Processor for the OFDMA Communication System [J].

Chen, Chao-Ming ;

Hung, Chien-Chang ;

Huang, Yuan-Hao .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2010, 57 (02) :136-140

[4] GENERATION OF DIGIT REVERSED ADDRESS SEQUENCES FOR FAST FOURIER-TRANSFORMS [J].

CHOINSKI, TC ;

TYLASKA, TT .

IEEE TRANSACTIONS ON COMPUTERS, 1991, 40 (06) :780-784

[5] INDEX TRANSFORMATION ALGORITHMS IN A LINEAR ALGEBRA FRAMEWORK [J].

EDELMAN, A ;

HELLER, S ;

JOHNSSON, SL .

IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1994, 5 (12) :1302-1309

[6] ARRAY PERMUTATION BY INDEX-DIGIT PERMUTATION [J].

FRASER, D .

JOURNAL OF THE ACM, 1976, 23 (02) :298-309

[7]

Garrido M., 2009, THESIS U POLITECNICA

[8] A Pipelined FFT Architecture for Real-Valued Signals [J].

Garrido, Mario ;

Parhi, Keshab. K. ;

Grajal, J. .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2009, 56 (12) :2634-2643

[9] Memory hierarchy considerations for fast transpose and bit-reversals [J].

Gatlin, KS ;

Carter, L .

FIFTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 1999, :33-42

[10]

Gold Bernard, 1969, Digital processing of signals

← 1 2 3 →