Minimizing stand-by leakage power in static CMOS circuits

In this paper we concern ourselves with the problem of minimizing leakage power in CMOS circuits consisting of AOI (and-or-invert) gates as they operate in stand-by mode or an idle mode waiting for other circuits to complete their operation. It is known that leakage power due to subthreshold leakage current in transistors in the OFF stare is dependent on the input vector applied Therefore, we try to compute an input vector that can be applied to the circuit in stand-by mode so that the port er loss due to sub-threshold leakage current is tile minimum possible. We employ a integer linear programming (ILP) approach to solve the problem of minimizing leakage by first obtaining a good lower bound (estimate) on the minimum leakage power and then rounding the solution to actually obtain an input vector that causes low leakage. The chief advantage of this technique as opposed to others in the lirerature is that it invariably provides us with a good idea about the quality of the input vector found.