SubCALM: A program for hierarchical substrate coupling simulation on floorplan level

被引：3

作者：

Brandtner, T ^{[1
]}

Weigel, R ^{[1
]}

机构：

[1] Infineon Technol, Dev Ctr Villach, Villach, Austria

来源：

DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS | 2004年

关键词：

D O I：

10.1109/DATE.2004.1268913

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

The hierarchical substrate coupling simulation tool Sub-CALM offers the opportunity to estimate substrate coupling on floorplan level. A novel approach for modeling well and SOI structures in a boundary element description is introduced. Several acceleration techniques like precalculated macromodels and sophisticated preconditioning algorithms are presented which are applied to an O(n)-conjugate-gradient Poisson solver in order to be able to process large full-chip layouts during floorplanning.

引用

页码：616 / 621

页数：6

共 13 条

[1] AN EFFICIENT PROGRAM FOR MANY-BODY SIMULATION [J].

APPEL, AW .

SIAM JOURNAL ON SCIENTIFIC AND STATISTICAL COMPUTING, 1985, 6 (01) :85-103

[2] Hierarchical simulation of substrate coupling in mixed-signal ICs considering the power supply network [J].

Brandtner, T ;

Weigel, R .

DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, 2002, :1028-1032

[3]

BRANDTNER T, 2003, ZUR S EL COMP FEB, P449

[4] CONJUGATE GRADIENT-TYPE METHODS FOR LINEAR-SYSTEMS WITH COMPLEX SYMMETRICAL COEFFICIENT MATRICES [J].

FREUND, RW .

SIAM JOURNAL ON SCIENTIFIC AND STATISTICAL COMPUTING, 1992, 13 (01) :425-448

[5]

Martorell F, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P524

[6] FASTCAP - A MULTIPOLE ACCELERATED 3-D CAPACITANCE EXTRACTION PROGRAM [J].

NABORS, K ;

WHITE, J .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1991, 10 (11) :1447-1459

[7]

OOSTERLEE CW, 1996, INT C DOM DEC METH, P442

[8]

Saad, 2000, ITERATIVE METHODS SP, V3

[9] A fast hierarchical algorithm for three-dimensional capacitance extraction [J].

Shi, WP ;

Liu, JG ;

Kakani, N ;

Yu, TJ .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2002, 21 (03) :330-336

[10]

SINGH R, 2002, SIGNAL INTEGRITY EFF

← 1 2 →