Logic circuit design based on MOS-NDR devices and circuits fabricated by CMOS process
被引:0
作者:
Gan, KJ
论文数: 0引用数: 0
h-index: 0
Gan, KJ
Liang, DS
论文数: 0引用数: 0
h-index: 0
Liang, DS
Hsiao, CC
论文数: 0引用数: 0
h-index: 0
Hsiao, CC
Wang, SY
论文数: 0引用数: 0
h-index: 0
Wang, SY
Chiang, FC
论文数: 0引用数: 0
h-index: 0
Chiang, FC
Tsai, CS
论文数: 0引用数: 0
h-index: 0
Tsai, CS
Chen, YH
论文数: 0引用数: 0
h-index: 0
Chen, YH
Kuo, SH
论文数: 0引用数: 0
h-index: 0
Kuo, SH
Chen, CP
论文数: 0引用数: 0
h-index: 0
Chen, CP
机构:
来源:
Fifth International Workshop on System-on-Chip for Real-Time Applications, Proceedings
|
2005年
关键词:
D O I:
暂无
中图分类号:
TP3 [计算技术、计算机技术];
学科分类号:
0812 ;
摘要:
We propose a new MOS-NDR device that is composed of the metal-oxide-semiconductor field-effect-transistor (MOS) devices. This device could exhibit the negative differential resistance (NDR) characteristics in the current-voltage characteristics by suitably modulating the MOS parameters. We design a logic circuit which can operate the inverter, NOR, and NAND gates. The devices and circuits are fabricated by the standard 0.35 mu m CMOS process.