Interface Trap Characterization of a 5.8-Å EOT p-MOSFET Using High-Frequency On-Chip Ring Oscillator Charge Pumping Technique

被引:14
作者
Cho, Moonju [1 ]
Kaczer, Ben [1 ]
Aoulaiche, Marc [1 ]
Degraeve, Robin [1 ]
Roussel, Philippe [1 ]
Franco, Jacopo [1 ]
Kauerauf, Thomas [1 ]
Ragnarsson, Lars Ake [1 ]
Hoffmann, Thomas Y. [1 ]
Groeseneken, Guido [1 ]
机构
[1] IMEC, B-3001 Louvain, Belgium
关键词
Charge pumping; logic device; subnano equivalent oxide thickness (EOT); trap profile; OXIDE TRAPS;
D O I
10.1109/TED.2011.2162336
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Extraction of interfacial trap density N-it in extremely reduced gate oxides with equivalent oxide thickness (EOT) below 1 nm by conventional charge pumping is virtually impossible due to the high gate leakage current through the very thin oxide. However, interface quality assessment in subnano EOT devices is essential for the reliability and performance improvement of future logic devices. In this paper, an accurate approach to determine the interfacial trap density in a 5.8-angstrom EOT device is performed by an advanced charge pumping technique employing ring-oscillator-connected devices. A consistency comparison of this technique to the conventional charge pumping is done by a frequency sweep on the 10.1-angstrom EOT device. Clear charge pumping currents are obtained on the 5.8-angstrom EOT oxide, and further analysis by varying the applied frequency and amplitude is performed. The interface trap density in the 5.8-angstrom EOT device is found to be higher than that in the 10.1-angstrom EOT device due to the physically reduced interfacial layer in the thinner EOT device. Moreover, direct tunneling-based calculation gives the charge injection distance as about 2 angstrom inside the oxide. Stress-induced defect generation is investigated by applying dc stress between charge pumping and I-drain-V-gate measurements. The 5.8-angstrom EOT device shows higher initial N-it but lower stress-induced N-it as compared with the 10.1-angstrom EOT device. The bulk trap N-ot generated after stress is higher in the 5.8-angstrom EOT device due to the higher initial bulk trap density.
引用
收藏
页码:3342 / 3349
页数:8
相关论文
共 23 条
[1]   LATERAL DISTRIBUTION OF HOT-CARRIER-INDUCED INTERFACE TRAPS IN MOSFETS [J].
ANCONA, MG ;
SAKS, NS ;
MCCARTHY, D .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1988, 35 (12) :2221-2228
[2]   Positive and Negative Bias Temperature Instability in La2O3 and Al2O3 capped high-k MOSFETs [J].
Aoulaiche, M. ;
Kaczer, B. ;
Cho, M. ;
Houssa, M. ;
Degraeve, R. ;
Kauerauf, T. ;
Akheyar, A. ;
Schram, T. ;
Roussel, Ph. ;
Maes, H. E. ;
Hoffmann, T. ;
Biesemans, S. ;
Groeseneken, G. .
2009 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, VOLS 1 AND 2, 2009, :1014-+
[3]   Analytical study of the contribution of fast and slow oxide traps to the charge pumping current in MOS structures [J].
Bauza, D ;
Ghibaudo, G .
SOLID-STATE ELECTRONICS, 1996, 39 (04) :563-570
[4]   CHARGE PUMPING IN MOS DEVICES [J].
BRUGLER, JS ;
JESPERS, PGA .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1969, ED16 (03) :297-+
[5]   A consistent model for oxide trap profiling with the Trap Spectroscopy by Charge Injection and Sensing (TSCIS) technique [J].
Cho, Moonju ;
Degraeve, Robin ;
Roussel, Philippe ;
Govoreanu, Bogdan ;
Kaczer, Ben ;
Zahid, Mohammed B. ;
Simoen, Eddy ;
Arreghini, Antonio ;
Jurczak, Malgorzata ;
Van Houdt, Jan ;
Groeseneken, Guido .
SOLID-STATE ELECTRONICS, 2010, 54 (11) :1384-1391
[6]  
Choi K, 2009, 2009 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, P138
[7]  
Fernández R, 2006, INT EL DEVICES MEET, P73
[8]   A RELIABLE APPROACH TO CHARGE-PUMPING MEASUREMENTS IN MOS-TRANSISTORS [J].
GROESENEKEN, G ;
MAES, HE ;
BELTRAN, N ;
DEKEERSMAECKER, RF .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1984, 31 (01) :42-53
[9]   Charge detrapping in HfO2 high-κ gate dielectric stacks [J].
Gusev, EP ;
D'Emic, CP .
APPLIED PHYSICS LETTERS, 2003, 83 (25) :5223-5225
[10]  
Ji H.-H., 2005, IEDM, P707