System Performance Comparison of 3D Charge-Trap TLC NAND Flash and 2D Floating-Gate MLC NAND Flash Based SSDs

被引:3
|
作者
Fukuchi, Mamoru [1 ]
Matsui, Chihiro [1 ]
Takeuchi, Ken [1 ]
机构
[1] Chuo Univ, Tokyo 1128551, Japan
关键词
solid-state drive; storage class memory; 3D NAND flash memory; TLC NAND flash memory; STORAGE; DESIGN;
D O I
10.1587/transele.2019CDP0005
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper analyzes the system-level performance of Storage Class Memory (SCM)/NAND flash hybrid solid-state drives (SSDs) and SCM/NAND flash/NAND flash tri-hybrid SSDs in difference types of NAND flash memory. There are several types of NAND flash memory, i.e. 2-dimensional (2D) or 3-dimensional (3D), charge-trap type (CT) and floating-gate type (FG) and multi-level cell (MLC) or triple-level cell (TLC). In this paper, the following four types of NAND flash memory are analyzed: 1) 3D CT TLC, 2) 3D FG TLC, 3) 2D FG TLC, and 4) 2D FG MLC NAND flash. Regardless of read- and write-intensive workloads, SCM/NAND flash hybrid SSD with low cost 3D CT TLC NAND flash achieves the best performance that is 20% higher than that with higher cost 2D FG MLC NAND flash. The performance improvement of 3D CT TLC NAND flash can be obtained by the short write latency. On the other hand, in case of tri-hybrid SSD, SCM/3D CT TLC/3D CT TLC NAND flash trihybrid SSD improves the performance 102% compared to SCM/2D FG MLC/3D CT TLC NAND flash tri-hybrid SSD. In addition, SCM/2D FG MLC/2D FG MLC NAND flash tri-hybrid SSD shows 49% lower performance than SCM/2D FG MLC/3D CT TLC NAND flash tri-hybrid SSD. Tri-hybrid SSD flash with 3D CT TLC NAND flash is the best performance in tri-hybrid SSD thanks to larger block size and word-line (WL) write. Therefore, in 3D CT TLC NAND flash based SSDs, higher cost MLC NAND flash is not necessary for hybrid SSD and tri-hybrid SSD for data center applications.
引用
收藏
页码:161 / 170
页数:10
相关论文
共 50 条
  • [1] 20% System-performance Gain of 3D Charge-trap TLC NAND Flash over 2D Floating-gate MLC NAND Flash for SCM/NAND Flash Hybrid SSD
    Fukuchi, Mamoru
    Sakaki, Yukiya
    Matsui, Chihiro
    Takeuchi, Ken
    2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
  • [2] A Progressive Performance Boosting Strategy for 3-D Charge-Trap NAND Flash
    Chen, Shuo-Han
    Chen, Yen-Ting
    Chang, Yuan-Hao
    Wei, Hsin-Wen
    Shih, Wei-Kuan
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (11) : 2322 - 2334
  • [3] Analysis of 3D NAND technologies and comparison between charge-trap-based and floating-gate-based flash devices
    Liu Shijun
    Zou Xuecheng
    The Journal of China Universities of Posts and Telecommunications, 2017, (03) : 75 - 82
  • [4] Analysis of 3D NAND technologies and comparison between charge-trap-based and floating-gate-based flash devices
    Shijun L.
    Xuecheng Z.
    Journal of China Universities of Posts and Telecommunications, 2017, 24 (03): : 75 - 96
  • [5] Analysis of 3D NAND technologies and comparison between charge-trap-based and floating-gate-based flash devices
    Liu Shijun
    Zou Xuecheng
    TheJournalofChinaUniversitiesofPostsandTelecommunications, 2017, 24 (03) : 75 - 82+96
  • [6] Charge Loss Induced by Defects of Transition Layer in Charge-Trap 3D NAND Flash Memory
    Wang, Fei
    Li, Yuan
    Ma, Xiaolei
    Chen, Jiezhi
    IEEE ACCESS, 2021, 9 (09): : 47391 - 47398
  • [7] Temperature Impacts on Endurance and Read Disturbs in Charge-Trap 3D NAND Flash Memories
    Chen, Fei
    Chen, Bo
    Lin, Hongzhe
    Kong, Yachen
    Liu, Xin
    Zhan, Xuepeng
    Chen, Jiezhi
    MICROMACHINES, 2021, 12 (10)
  • [8] Experimental characterizations on TID Radiation Impacts in Charge-trap 3D NAND Flash Memory
    Hu, Hongyang
    Feng, Yang
    Zhan, Xuepeng
    Xi, Kai
    Ji, Lanlong
    Chen, Jiezhi
    Liu, Jing
    2021 SILICON NANOELECTRONICS WORKSHOP (SNW), 2021, : 35 - 36
  • [9] A Compact Model for ISPP of 3-D Charge-Trap NAND Flash Memories
    Kim, Minsoo
    Kim, Sungbak
    Shin, Hyungcheol
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (08) : 3095 - 3101
  • [10] Adaptive Artificial Neural Network-Coupled LDPC ECC as Universal Solution for 3-D and 2-D, Charge-Trap and Floating-Gate NAND Flash Memories
    Nakamura, Toshiki
    Deguchi, Yoshiaki
    Takeuchi, Ken
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2019, 54 (03) : 745 - 754