共 15 条
- [2] Carmichael Z., 2018, P C COGN COMP NEUR
- [3] Parameterized Posit Arithmetic Hardware Generator [J]. 2018 IEEE 36TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2018, : 334 - 341
- [4] Gustafson John L., 2017, [Supercomputing Frontiers and Innovations, Supercomputing Frontiers and Innovations], V4, P71
- [5] IEEE Computer Society, 2019, IEEE standard for floating-point arithmetic, DOI [10.1109/IEEESTD.2019.8859679, DOI 10.1109/IEEESTD.2008.4610935, 10.1109/IEEESTD.2019.8766229, DOI 10.1109/IEEESTD.2019.8766229, 10.1109/IEEESTD.2017.8091139]
- [6] Jain R., 2020, CLAR INET RISC V BAS, V1, P1
- [8] Architecture Generator for Type-3 Unum Posit Adder/Subtractor [J]. 2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
- [9] Posits as an alternative to floats for weather and climate models [J]. CONFERENCE FOR NEXT GENERATION ARITHMETIC 2019 (CONGA), 2019,