Lateral 4H-SiC MOSFETs with low on-resistance by using two-zone double RESURF structure

被引:1
|
作者
Noborio, Masato [1 ]
Suda, Jun [1 ]
Kimoto, Tsunenobu [1 ]
机构
[1] Kyoto Univ, Dept Elect Sci & Engn, Nishikyo Ku, Kyoto 6158510, Japan
来源
关键词
MOSFET; RESURF; device simulation; on-resistance; breakdown voltage;
D O I
10.4028/www.scientific.net/MSF.556-557.815
中图分类号
TQ174 [陶瓷工业]; TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
4H-SiC lateral MOSFETs with a double reduced surface field (RESURF) structure have been fabricated in order to reduce drift resistance. A two-zone RESURF structure was also employed in addition to double RESURF structure for achieving both high breakdown voltage and low on-resistance. After device simulation for dose optimization, 4H-SiC two-zone double RESURF MOSFETs have been fabricated. The fabricated MOSFETs block 1380 V and exhibit a low on-resistance of 66 m Omega cm(2) (including a drift resistance of 24 m Omega cm(2)) at a gate oxide field of 3 MV/cm. The figure-of-merit of present device is about 29 MW/cm(2), which is the best performance among any lateral MOSFETs. The drift resistance of the fabricated double RESURF MOSFETs is only 50 % or even lower than that of single RESURF MOSFETs. Temperature dependence of device characteristics is also discussed.
引用
收藏
页码:815 / +
页数:2
相关论文
共 50 条
  • [1] 4H-SiC lateral double RESURF MOSFETs with low ON resistance
    Noborio, Masato
    Suda, Jun
    Kimoto, Tsunenobu
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (05) : 1216 - 1223
  • [2] Reduction of on-resistance in 4H-SiC Multi-RESURF MOSFETs
    Noborio, Masato
    Negoro, Yuki
    Suda, Jun
    Kimoto, Tsunenobu
    SILICON CARBIDE AND RELATED MATERIALS 2005, PTS 1 AND 2, 2006, 527-529 : 1305 - +
  • [3] 930V, 170mΩ.cm2 lateral two-zone RESURF MOSFETs in 4H-SiC with NO annealing
    Wang, W
    Banerjee, S
    Chow, TP
    Gutmann, RJ
    SILICON CARBIDE AND RELATED MATERIALS 2003, PTS 1 AND 2, 2004, 457-460 : 1413 - 1416
  • [4] 930-V 170-mΩ • cm2 lateral two-zone RESURF MOSFETs in 4H-SiC with NO annealing
    Wang, W
    Banerjee, S
    Chow, TP
    Gutmann, RJ
    IEEE ELECTRON DEVICE LETTERS, 2004, 25 (04) : 185 - 187
  • [5] High-voltage lateral RESURF MOSFETs on 4H-SiC
    Chatty, K.
    Banerjee, S.
    Chow, T.P.
    Gutmann, R.J.
    Hoshi, M.
    Annual Device Research Conference Digest, 1999, : 44 - 45
  • [6] 4H-SiC double RESURF MOSFETs with a record performance by increasing RESURF dose
    Noborio, Masato
    Suda, Jun
    Kimoto, Tsunenobu
    ISPSD 08: PROCEEDINGS OF THE 20TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS, 2008, : 263 - 266
  • [7] Dose designing and fabrication of 4H-SiC double RESURF MOSFETs
    Noborio, M.
    Suda, J.
    Kimoto, T.
    PROCEEDINGS OF THE 18TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS, 2006, : 273 - +
  • [8] 4H-SiC lateral RESURF MOSFETs on carbon-face substrates
    Okamoto, M
    Suzuki, S
    Kato, M
    Yatsuo, T
    Fukuda, K
    SILICON CARBIDE AND RELATED MATERIALS 2004, 2005, 483 : 805 - 808
  • [9] Improved high-voltage lateral RESURF MOSFETs in 4H-SiC
    Banerjee, S
    Chatty, K
    Chow, TP
    Gutmann, RJ
    IEEE ELECTRON DEVICE LETTERS, 2001, 22 (05) : 209 - 211
  • [10] Improved implanted RESURF MOSFETS in 4H-SiC
    Banerjee, S., 2000, IEEE, Piscataway, NJ, United States