Smartphone processor architecture, operations, and functions: current state-of-the-art and future outlook: energy performance trade-off Energy-performance trade-off for smartphone processors

被引:6
作者
Ginny [1 ]
Kumar, Chiranjeev [1 ]
Naik, Kshirasagar [2 ]
机构
[1] Indian Inst Technol ISM Dhanbad, Dept Comp Sci & Engn, Dhanbad, Jharkhand, India
[2] Univ Waterloo, Dept Elect & Comp Engn, Waterloo, ON, Canada
关键词
Smartphone energy optimization; Multi-core architecture; Cloud offloading; DVFS; Processor activites; Smartphone applications; Energy bugs; MEMORY LEAK DETECTION; APPROXIMATE DIVIDER; POWER-CONSUMPTION; MOBILE DEVICES; REGISTER FILE; EFFICIENT; OPTIMIZATION; FRAMEWORK; VOLTAGE; DESIGN;
D O I
10.1007/s11227-020-03312-z
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Balancing energy-performance trade-offs for smartphone processor operations is undergoing intense research considering the challenges with the evolving technology of mobile computing. However, to guarantee energy-efficient processor operation, layout, and architecture, it is necessary to identify and integrate optimization techniques and parameters influencing energy-performance trade-off in various processor activity domains. Existing literature on energy optimization in smartphones focuses primarily on individual sub-domains such as OS, GPU, and cloud offloading methods. It reflects multiple smartphone processor activities domains as being the most discussed but less integrated. Through this study, we intend to provide the current state-of-the-art energy optimization techniques for smartphone processor operations. It also classifies multiple energy-draining processor operations along with their thorough discussion of methodologies and popular optimization techniques. The study models smartphone processor sub-components highlighting conventional techniques and performance parameters among its varied domains affecting the device's energy performance along with significant energy drain minimization without any serious performance degradation. The study analyzes these approaches in the context of applicability, performance, and expected future demands along with revealing limitations of those approaches and open research issues prevailing in the available literature. Finally, we conclude our study by summarizing the current state of the art for smartphone processor activities power consumption.
引用
收藏
页码:1377 / 1454
页数:78
相关论文
共 256 条
[101]  
Kayaalp M, 2017, DES AUT CON, DOI 10.475/123_4
[102]   μC-States: Fine-grained GPU Datapath Power Management [J].
Kayiran, Onur ;
Jog, Adwait ;
Pattnaik, Ashutosh ;
Ausavarungnirun, Rachata ;
Tang, Xulong ;
Kandemir, Mahmut T. ;
Loh, Gabriel H. ;
Mutlu, Onur ;
Das, Chita R. .
2016 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURE AND COMPILATION TECHNIQUES (PACT), 2016, :17-30
[103]  
Keramidas Georgios, 2015, WORKSH APPR COMP WAP, P1
[104]   Fabrication and Enhanced Thermoelectric Properties of Alumina Nanoparticle-Dispersed Bi0.5Sb1.5Te3 Matrix Composites [J].
Kim, Kyung Tae ;
Ha, Gook Hyun .
JOURNAL OF NANOMATERIALS, 2013, 2013
[105]  
Kim NS, 2002, INT SYMP MICROARCH, P219, DOI 10.1109/MICRO.2002.1176252
[106]   Compilation framework for power and energy management on mobile computers [J].
Kremer, U ;
Hicks, J ;
Rehg, J .
LANGUAGES AND COMPILERS FOR PARALLEL COMPUTING, 2003, 2624 :115-131
[107]   IncApprox: A Data Analytics System for Incremental Approximate Computing [J].
Krishnan, Dhanya R. ;
Do Le Quoc ;
Bhatotia, Pramod ;
Fetzer, Christof ;
Rodrigues, Rodrigo .
PROCEEDINGS OF THE 25TH INTERNATIONAL CONFERENCE ON WORLD WIDE WEB (WWW'16), 2016, :1133-1144
[108]  
KUAN K, 2019, IEEE T COMPUT AID DE
[109]   HALLS: An Energy-Efficient Highly Adaptable Last Level STT-RAM Cache for Multicore Systems [J].
Kuan, Kyle ;
Adegbija, Tosiron .
IEEE TRANSACTIONS ON COMPUTERS, 2019, 68 (11) :1635-1646
[110]  
Kulkarni P., 2011, 2011 24th Internatioal Conference on VLSI Design, P346