A novel SCR ESD protection structure with low-loading and latchup immunity for high-speed I/O pad

被引：6
|
作者：
Lai, CS [1 ]
Liu, MH [1 ]
Su, S [1 ]
Lu, TC [1 ]
机构：
[1] MXIC, Silicon Lab, Special Device Modeling Dept, Hsinchu, Taiwan
来源：
2003 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS, PROCEEDINGS OF TECHNICAL PAPERS | 2003年
关键词：
D O I：
10.1109/VTSA.2003.1252557
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A novel SCR device "Latchup-free gate-couple LVTPSCR (LFGCPSCR)" has been proposed to act as an efficient ESD protection device with low loading effect. With the proper control circuit, the trigger voltage under normal operation can be high up to 14 V, providing excellent immunity to Latchup. Under ESD events, this novel SCR device could trigger fast and provide an effective discharging path for ESD.
引用
收藏
页码：80 / 83
页数：4
相关论文
共 50 条
  • [41] Low-power area-efficient high-speed I/O circuit techniques
    Lee, MJE
    Dally, WJ
    Chiang, P
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (11) : 1591 - 1599
  • [42] Low-Voltage and High-Speed FPGA I/O Cell Design in 90nm CMOS
    Zhang, Nan
    Wang, Xin
    Tang, He
    Wang, Albert
    Wang, Zhihua
    Chi, Baoyong
    2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 533 - +
  • [43] JAZiO signal-switching technology - A low-cost digital I/O for high-speed applications
    Haq, E
    Slager, J
    Pecoraro, J
    Johnson, JD
    Santoro, M
    Tavrow, K
    Wakefield, S
    Weisner, D
    IEEE MICRO, 2001, 21 (01) : 72 - 81
  • [44] A novel low-trigger and high-holding voltage SCR without externally-assisted circuitry for area-efficient on-chip ESD protection
    Lou, Lifang
    Liou, Juin J.
    2007 INTERNATIONAL SEMICONDUCTOR DEVICE RESEARCH SYMPOSIUM, VOLS 1 AND 2, 2007, : 618 - 619
  • [45] A novel and robust un-assisted, low-trigger and high-holding voltage SCR (uSCR) for area-efficient on-chip ESD protection
    Lou, Lifang
    Liou, Juin J.
    EDSSC: 2007 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, VOLS 1 AND 2, PROCEEDINGS, 2007, : 605 - 607
  • [46] Stacked-NMOS triggered silicon-controlled rectifier for ESD protection in high/low-voltage-tolerant I/O interface
    Ker, MD
    Chuang, CH
    IEEE ELECTRON DEVICE LETTERS, 2002, 23 (06) : 363 - 365
  • [47] Novel Structure Embedded with Dual-Diodes and Silicon Controlled Rectifier for High Speed I/O Applications
    Dong, Aihua
    Miao, Meng
    Liou, Juin J.
    Salcedo, Javier A.
    Hajjar, Jean-Jacques
    7TH IEEE INTERNATIONAL NANOELECTRONICS CONFERENCE (INEC) 2016, 2016,
  • [48] Design of Low-Power High-Speed Double-Tail Dynamic CMOS Comparator using Novel Latch Structure
    Jain, Rahul
    Dubey, Avaneesh K.
    Varshney, Vikrant
    Nagaria, Rajendra K.
    2017 4TH IEEE UTTAR PRADESH SECTION INTERNATIONAL CONFERENCE ON ELECTRICAL, COMPUTER AND ELECTRONICS (UPCON), 2017, : 217 - 222
  • [49] Novel Technique for Manufacturing & In-system Testing of Large Scale SoC using Functional Protocol Based High-Speed I/O
    Pandey, Amit
    Tully, Brendan
    Samudra, Abhijeet
    Nagarandal, Ajay
    Natarajan, Karthikeyan
    Singhal, Rahul
    2022 IEEE 40TH VLSI TEST SYMPOSIUM (VTS), 2022,
  • [50] High-Speed Robust level Converter for Ultra-Low Power 0.6-V LSIs to 3.3-V I/O
    Lei, Cheok-Teng
    U, Seng-Pan
    Martins, R. P.
    2009 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2009), 2009, : 396 - 399
12345