共 12 条
[1]
Module assignment for low power
[J].
EURO-DAC '96 - EUROPEAN DESIGN AUTOMATION CONFERENCE WITH EURO-VHDL '96 AND EXHIBITION, PROCEEDINGS,
1996,
:376-381
[2]
Deokar R. B., 1994, 1994 IEEE International Symposium on Circuits and Systems (Cat. No.94CH3435-5), P407, DOI 10.1109/ISCAS.1994.408825
[6]
Huang SH, 2009, ASIA S PACIF DES AUT, P173, DOI 10.1109/ASPDAC.2009.4796476
[8]
Ni M., 2009, IEEE T VERY LARGE SC, V18, P630
[9]
Early planning for clock Skew scheduling during register binding
[J].
IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2,
2007,
:429-434
[10]
Obata T., 2005, 2005 48th IEEE International Midwest Symposium on Circuits and Systems (IEEE Cat. No. 05CH37691), P1087