A high-speed four-phase clock generator for low-power on-chip SerDes applications

被引：3

作者：

Zid, Mounir ^{[1
]}

Scandurra, Alberto ^{[2
]}

Tourki, Rached ^{[1
]}

Pistritto, Carlo ^{[2
]}

机构：

[1] Fac Sci Monastir, Elect & MicroElect Lab, Monastir 5000, Tunisia

[2] STMicroelectronics, OCCS, Catania, Italy

来源：

MICROELECTRONICS JOURNAL | 2011年 / 42卷 / 09期

关键词：

Multiphase clocks; Four-phase clock generator; High-speed devices; Parallel architectures; Low-power architectures; SerDes;

D O I：

10.1016/j.mejo.2011.06.012

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this work we present a low-power, low-area and high-speed fully CMOS quadrature clock generator for on-chip SerDes applications. The device utilizes a couple of differential prescalers for high speed frequency division and four duty cycle adjusters to set the duty cycle of the produced clock signals at 50% of the clock period. The circuit was implemented with the STMicroelectronics 65 nm process technology using only 125 transistors and it occupies an active area of under 2.34 mu m(2). With a power supply of 1.1 V the complete circuit consumes 89.56 mu W at room temperature. (C) 2011 Elsevier Ltd. All rights reserved.

引用

页码：1049 / 1056

页数：8

共 50 条

[31] BICMOS NONTHRESHOLD LOGIC FOR HIGH-SPEED LOW-POWER APPLICATIONS
BELLAOUAR, A
ELMASRY, MI
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (08) : 1165 - 1167
[32] High-Speed and Low-Power PID Structures for Embedded Applications
Oudjida, Abdelkrim K.
Chaillet, Nicolas
Liacha, Ahmed
Hamerlain, Mustapha
Berrandjia, Mohamed L.
INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION, AND SIMULATION, 2011, 6951 : 257 - +
[33] Carbon Nanotube Interconnects for Low-Power High-Speed Applications
Alam, Naushad
Kureshi, A. K.
Hasan, Mohd
Arslan, T.
ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 2273 - +
[34] GAAS MOSFET FOR LOW-POWER HIGH-SPEED LOGIC APPLICATIONS
MIMURA, T
YOKOYAMA, N
KUSAKAWA, H
SUYAMA, K
FUKUTA, M
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1979, 26 (11) : 1828 - 1828
[35] High-speed low-power on-chip global interconnects using low-swing self-timed regenerators
Rezaei, Hossein
Moghaddam, Soodeh Aghli
Rahmati, Abdolreza
MICROELECTRONICS JOURNAL, 2016, 58 : 76 - 82
[36] LOW-POWER CLOCK SERVES LOW-SPEED APPLICATIONS
ZINNIKER, R
EDN, 1992, 37 (15) : 207 - 208
[37] A Power Efficient Phase Frequency Detector And Low Mismatch Charge Pump In On-Chip Clock Generator
Tapse, Soumya
Jandhyala, Srivatsava
PROCEEDINGS OF 2016 IEEE INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING, VLSI, ELECTRICAL CIRCUITS AND ROBOTICS (DISCOVER), 2016, : 57 - 61
[38] Low-power high-speed 180-nm CMOS clock drivers
Enomoto, Tadayoshi
Nagayama, Suguru
Kobayashi, Nobuaki
PROCEEDINGS OF THE ASP-DAC 2007, 2007, : 126 - +
[39] A low-power high-speed true single phase clock divide-by-2/3 prescaler
Wu, Jianhui
Wang, Zixuan
Ji, Xincun
Huang, Cheng
IEICE ELECTRONICS EXPRESS, 2013, 10 (02):
[40] High-Speed Low-Power True Single-Phase Clock Dual-Modulus Prescalers
Chen, Wu-Hsin
Jung, Byunghoo
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2011, 58 (03) : 144 - 148

← 1 2 3 4 5 →