A high-speed four-phase clock generator for low-power on-chip SerDes applications

被引：3

作者：

Zid, Mounir ^{[1
]}

Scandurra, Alberto ^{[2
]}

Tourki, Rached ^{[1
]}

Pistritto, Carlo ^{[2
]}

机构：

[1] Fac Sci Monastir, Elect & MicroElect Lab, Monastir 5000, Tunisia

[2] STMicroelectronics, OCCS, Catania, Italy

来源：

MICROELECTRONICS JOURNAL | 2011年 / 42卷 / 09期

关键词：

Multiphase clocks; Four-phase clock generator; High-speed devices; Parallel architectures; Low-power architectures; SerDes;

D O I：

10.1016/j.mejo.2011.06.012

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this work we present a low-power, low-area and high-speed fully CMOS quadrature clock generator for on-chip SerDes applications. The device utilizes a couple of differential prescalers for high speed frequency division and four duty cycle adjusters to set the duty cycle of the produced clock signals at 50% of the clock period. The circuit was implemented with the STMicroelectronics 65 nm process technology using only 125 transistors and it occupies an active area of under 2.34 mu m(2). With a power supply of 1.1 V the complete circuit consumes 89.56 mu W at room temperature. (C) 2011 Elsevier Ltd. All rights reserved.

引用

页码：1049 / 1056

页数：8

共 50 条

[1] A Low-Power SerDes for High-Speed On-Chip Networks
Park, Dongjun
Yoon, Junsub
Kim, Jongsun
PROCEEDINGS INTERNATIONAL SOC DESIGN CONFERENCE 2017 (ISOCC 2017), 2017, : 252 - 253
[2] Low-Power Programmable Pseudorandom Word Generator and Clock Multiplier Unit for High-Speed SerDes Applications
Chen, Wei-Zen
Huang, Guan-Sheng
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2008, 55 (06) : 1495 - 1501
[3] Low-Power High-Speed On-Chip Asynchronous Wave-pipelined CML SerDes
Jaiswal, Ashok
Walk, Dominik
Fang, Yuan
Hofmann, Klaus
2014 27TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2014, : 5 - 10
[4] A Low-power 3.52 Gbps SerDes with a MDLL Frequency Multiplier for High-speed On-chip Networks
Kim, Jongsun
Shin, Hyungsik
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2018, 18 (06) : 658 - 666
[5] A high-speed, low-power clock generator for a microprocessor application
von Kaenel, VR
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (11) : 1634 - 1639
[6] Low-Power All-Digital Manchester-Encoding-Based High-Speed SerDes Transceiver for On-Chip Networks
Elsayed, Abdelrahman H.
Tadros, Ramy N.
Ghoneima, Maged
Ismail, Yehea
2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 2752 - 2755
[7] Low jitter all digital phase locked loop based clock generator for high speed system on-chip applications
Moorthi, S.
Meganathan, D.
Janarthanan, D.
Kumar, P. Praveen
Perinbam, J. Raja Paul
INTERNATIONAL JOURNAL OF ELECTRONICS, 2009, 96 (11) : 1183 - 1189
[8] Four-phase power clock generator for adiabatic logic circuits
Bargagli-Stoffi, A
Iannaccone, G
Di Pascoli, S
Amirante, E
Schmitt-Landsiedel, D
ELECTRONICS LETTERS, 2002, 38 (14) : 689 - 690
[9] High-Speed Low-Power Global On-Chip Interconnect Based on Delayed Symbol Transmission
Park, Kwang-Il
Koo, Ja-Hyuck
Shin, Won-Hwa
Jun, Young-Hyun
Kong, Bai-Sun
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2012, 12 (02) : 168 - 174
[10] Self-timed regenerators for high-speed and low-power on-chip global interconnect
Singh, Prashant
Seo, Jae-Sun
Blaauw, David
Sylvester, Dennis
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (06) : 673 - 677

← 1 2 3 4 5 →