Write Amplification Reduction in NAND Flash through Multi-Write Coding

被引:0
|
作者
Jagmohan, Ashish
Franceschini, Michele
Lastras, Luis
机构
来源
2010 IEEE 26TH SYMPOSIUM ON MASS STORAGE SYSTEMS AND TECHNOLOGIES (MSST) | 2010年
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The block erase requirement in NAND Flash devices leads to the need for garbage collection. Garbage collection results in write amplification, that is, to an increase in the number of physical page programming operations. Write amplification adversely impacts the limited lifetime of a NAND Flash device, and can add significant system overhead unless a large spare factor is maintained. This paper proposes a NAND Flash system which uses multi-write coding to reduce write amplification. Multi-write coding allows a NAND Flash page to be written more than once without requiring an intervening block erase. We present a novel two-write coding technique based on enumerative coding, which achieves linear coding rates with low computational complexity. The proposed technique also seeks to minimize memory wear by reducing the number of programmed cells per page write. We describe a system which uses lossless data compression in conjunction with multi-write coding, and show through simulations that the proposed system has significantly reduced write amplification and memory wear.
引用
收藏
页数:6
相关论文
共 50 条
  • [41] Dynamic Write-Level and Read-Level Signal Design for MLC NAND Flash Memory
    Aslam, Chaudhry Adnan
    Guan, Yong Liang
    Cai, Kui
    2014 9TH INTERNATIONAL SYMPOSIUM ON COMMUNICATION SYSTEMS, NETWORKS & DIGITAL SIGNAL PROCESSING (CSNDSP), 2014, : 336 - 341
  • [42] Using Lifetime-Aware Progressive Programming to Improve SLC NAND Flash Memory Write Endurance
    Dong, Guiqiang
    Pan, Yangyang
    Zhang, Tong
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (06) : 1270 - 1280
  • [43] NVMRA: utilizing NVM to improve the random write operations for NAND-flash-based mobile devices
    Chen, Renhai
    Shen, Zhaoyan
    Ma, Chenlin
    Shao, Zili
    Guan, Yong
    SOFTWARE-PRACTICE & EXPERIENCE, 2016, 46 (09): : 1263 - 1284
  • [44] Dynamic Write-Voltage Design and Read-Voltage Optimization for MLC NAND Flash Memory
    Cai, Runbin
    Fang, Yi
    Shi, Zhifang
    Dai, Lin
    Han, Guojun
    CHINA COMMUNICATIONS, 2024, 21 (12) : 297 - 308
  • [45] FTL2 : A Hybrid Flash Translation Layer with Logging for Write Reduction in Flash Memory
    Wang, Tianzheng
    Liu, Duo
    Wang, Yi
    Shao, Zili
    ACM SIGPLAN NOTICES, 2013, 48 (05) : 91 - 100
  • [46] Coding for Write Latency Reduction in a Multi-Level Cell (MLC) Phase Change Memory (PCM)
    Namba, Kazuteru
    Lombardi, Fabrizio
    IEEE TRANSACTIONS ON COMPUTERS, 2019, 68 (02) : 301 - 306
  • [47] Write Amplification due to ECC on Flash Memory or Leave those Bit Errors Alone
    Moon, Sangwhan
    Reddy, A. L. Narasimha
    2012 IEEE 28TH SYMPOSIUM ON MASS STORAGE SYSTEMS AND TECHNOLOGIES (MSST), 2012,
  • [48] Lightweight, Integrated Data Deduplication for Write Stress Reduction of Mobile Flash Storage
    Yen, Miao-Chiang
    Chang, Shih-Yi
    Chang, Li-Pin
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2018, 37 (11) : 2590 - 2600
  • [49] Using Non-Volatile RAM as a Write Buffer for NAND Flash Memory-based Storage Devices
    Park, Sungmin
    Jung, Hoyoung
    Shim, Hyoki
    Kang, Sooyong
    Cha, Jaehyuk
    2008 IEEE INTERNATIONAL SYMPOSIUM ON MODELING, ANALYSIS & SIMULATION OF COMPUTER AND TELECOMMUNICATION SYSTEMS (MASCOTS), 2008, : 345 - 347
  • [50] CalmWPC: A buffer management to calm down write performance cliff for NAND flash-based storage systems
    Sun, Hui
    Chen, Guodong
    Huang, Jianzhong
    Qin, Xiao
    Shi, Weisong
    FUTURE GENERATION COMPUTER SYSTEMS-THE INTERNATIONAL JOURNAL OF ESCIENCE, 2019, 90 (461-476): : 461 - 476