Engine for Characterization of Defects, Overlay and Critical Dimension Control for Double Exposure Processes for Advanced Logic Nodes

被引:5
作者
Holmes, Steven [1 ]
Koay, Chiew-seng [1 ]
Petrillo, Karen [1 ]
Chen, Kuang-Jung [1 ]
Colburn, Matthew E. [1 ]
Cantone, Jason [2 ]
Ueda, Kenichi [2 ]
Metz, Andrew [3 ]
Dunn, Shannon [3 ]
van Dommelen, Youri [4 ]
Crouse, Michael [4 ]
Galloway, Judy [4 ]
Schmitt-Weaver, Emil [4 ]
Jiang, Aiqin [4 ]
Routh, Robert [4 ]
Tang, Cherry [5 ]
Slezak, Mark [6 ]
Kini, Sumanth [7 ]
Dibiase, Tony [7 ]
机构
[1] IBM Corp, 257 Fuller Rd, Albany, NY 12203 USA
[2] Tokyo Elect Amer Inc, Hopewell Jct, NY 12533 USA
[3] Tokyo Elect Technol Ctr, Amer LLC, Albany, NY 12203 USA
[4] ASML, Albany, NY 12203 USA
[5] JSR Micro Inc, Albany, NY 12203 USA
[6] JSR Micro Inc, Sunnyvale, CA 94089 USA
[7] KLA, Albany, NY 12203 USA
来源
ADVANCES IN RESIST MATERIALS AND PROCESSING TECHNOLOGY XXVI | 2009年 / 7273卷
关键词
Pitch-split; double patterning; defectivity; overlay;
D O I
10.1117/12.828483
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
As our ability to scale lithographic dimensions via reduction of actinic wavelength and increase of numerical aperture (NA) comes to an end, we need to find alternative methods of increasing pattern density. Double-Patterning techniques have attracted widespread interest for enabling further scaling of semiconductor devices. We have developed DE2 (develop/etch/develop/etch) and DETO (Double-Expose-Track-Optimized) methods for producing pitch-split patterns capable of supporting 16 and 11-nm node semiconductor devices. The IBM Alliance has established a DETO baseline in collaboration with KT, TEL, ASML and JSR to evaluate commercially available resist-on-resist systems. In this paper we will describe our automated engine for characterizing defectivity, line width and overlay performance for our DETO process.
引用
收藏
页数:13
相关论文
共 14 条
[1]  
Beeck M. O., 2007, P SOC PHOTO-OPT INS, V6520
[2]  
Chiou T-B, 2008, P SPIE
[3]   Challenges of 29nm Half-Pitch NAND FLASH STI Patterning with 193nm Dry Lithography and Self-Aligned Double Patterning [J].
Chiu, M. C. ;
Lin, Benjamin Szu-Min ;
Tsai, M. F. ;
Chang, Y. S. ;
Yeh, M. H. ;
Ying, T. H. ;
Ngai, Chris ;
Jin, Jaklyn ;
Yuen, Stephen ;
Huang, Sem ;
Chen, Yongmei ;
Miao, Liyan ;
Tai, Kevin ;
Conley, Amiad ;
Liu, Ian .
LITHOGRAPHY ASIA 2008, 2008, 7140
[4]   Using scatterometry to improve process control during the spacer pitch splitting process [J].
Corboy, Scott ;
MacNaughton, Craig ;
Gubiotti, Thomas ;
Wollenweber, Marcus .
LITHOGRAPHY ASIA 2008, 2008, 7140
[5]   Litho-only double patterning approaches: positive-negative versus positive-positive tone [J].
Crouse, Michael M. ;
Uchida, Rick ;
van Dommelen, Youri ;
Ando, Tomoyuki ;
Schmitt-Weaver, Emil ;
Takeshita, Masaru ;
Wu, Shunder ;
Routh, Robert .
JOURNAL OF MICRO-NANOLITHOGRAPHY MEMS AND MOEMS, 2009, 8 (01)
[6]   Double patterning requirements for optical lithography and prospects for optical extension without double patterning [J].
Hazelton, Andrew J. ;
Wakamoto, Shinji ;
Hirukawa, Shigeru ;
McCallum, Martin ;
Magome, Nobutaka ;
Ishikawa, Jun ;
Lapeyre, Celine ;
Guilmeau, Isabelle ;
Barnola, Sebastien ;
Gaugiran, Stephanie .
OPTICAL MICROLITHOGRAPHY XXI, PTS 1-3, 2008, 6924
[7]   Patterning with amorphous carbon spacer for expanding the resolution limit of current lithography tool [J].
Jung, Woo-Yung ;
Kim, Sang-Min ;
Kim, Choi-Dong ;
Sim, Guee-Hwang ;
Jeon, Sung-Min ;
Park, Sang-Wook ;
Lee, Byung-Seok ;
Park, Sung-Ki ;
Kim, Ji-Soo ;
Heon, Lee-Sang .
OPTICAL MICROLITHOGRAPHY XX, PTS 1-3, 2007, 6520
[8]  
Kim SM, 2007, PROC SPIE, V6520, DOI 10.1117/12.712035
[9]   Double patterning with multilayer hard mask shrinkage for sub-0.25 k1 lithography [J].
Liu, Hung Jen ;
Hsieh, Wei Hsien ;
Yeh, Chang Ho ;
Wu, Jan Shiun ;
Chan, Hung Wei ;
Bin Wu, Wen ;
Chen, Feng Yi ;
Huang, Tse Yao ;
Shih, Chiang Lin ;
Lin, Jeng Ping .
OPTICAL MICROLITHOGRAPHY XX, PTS 1-3, 2007, 6520
[10]  
Mimotogi S., P SPIE, V7028