Realization of Basic Gates using Universal Logic Blocks in Quantum Dot Cellular Automata

被引：1
|
作者：
Kumari, Prameela N. [1 ]
Joshi, Prashant V. [1 ]
Gurumurthy, K. S. [1 ]
机构：
[1] REVA ITM, Dept E&C, Bangalore 64, Karnataka, India
来源：
2013 SIXTH INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ENGINEERING AND TECHNOLOGY (ICETET 2013) | 2013年
关键词：
D O I：
10.1109/ICETET.2013.11
中图分类号：
TP39 [计算机的应用];
学科分类号：
081203 ; 0835 ;
摘要：
CMOS based technologies fail to satisfy the Moore's law beyond Nano scale, leading to intensive research in identifying an alternative technology that can take over CMOS in the near future. Quantum Dot Cellular Automata (QCA) is one among the various technologies proposed by the International Technology Roadmap for Semiconductors (ITRS) as a viable alternative to CMOS. QCA offers the highest device density of 10(14) devices / cm(2) and operates at a maximum speed of T Hz. In this paper we have realized all the basic gates using multiplexers as the key element in QCA technology. Compact libraries can be designed by realizing all the basic gates using just a multiplexer.
引用
收藏
页码：50 / 51
页数：2
相关论文
共 50 条
  • [1] Quantum Dot Cellular Automata (QCA) design for the realization of basic logic gates
    Kavitha, S. S.
    Kaulgud, Narasimha
    2017 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, COMMUNICATION, COMPUTER, AND OPTIMIZATION TECHNIQUES (ICEECCOT), 2017, : 314 - 317
  • [2] Energy dissipation of quantum-dot cellular automata logic gates
    Rahimi, Ehsan
    MICRO & NANO LETTERS, 2016, 11 (07): : 369 - 371
  • [3] Logic Realization of Galois Field for AES SBOX using Quantum Dot Cellular Automata
    Rajasekar, P.
    Mangalam, H.
    Kumar, C. S. Subash
    JOURNAL OF SUPERCOMPUTING, 2023, 79 (03): : 3024 - 3054
  • [4] Realization of combinational logic circuits using standard functions in quantum dot cellular automata
    Chakrabarty, Ratna
    Mandal, Niranjan Kumar
    NANOSYSTEMS-PHYSICS CHEMISTRY MATHEMATICS, 2021, 12 (05): : 583 - 597
  • [5] Logic Realization of Galois Field for AES SBOX using Quantum Dot Cellular Automata
    P. Rajasekar
    H. Mangalam
    C. S. Subash Kumar
    The Journal of Supercomputing, 2023, 79 : 3024 - 3054
  • [6] Design and Tabular Synthesis of Three-Variable Universal Logic Gates in Quantum-dot Cellular Automata
    Ying, Shiyan
    Zhu, Yaodong
    Huang, Ruixiang
    Xiao, Linrong
    2012 THIRD INTERNATIONAL CONFERENCE ON THEORETICAL AND MATHEMATICAL FOUNDATIONS OF COMPUTER SCIENCE (ICTMF 2012), 2013, 38 : 121 - +
  • [7] Design of Area Efficient Single Bit Comparator Circuit using Quantum dot Cellular Automata and its Digital Logic Gates Realization
    Chakrabarty, R.
    Roy, S.
    Pathak, T.
    Mandal, N. Kumar
    INTERNATIONAL JOURNAL OF ENGINEERING, 2021, 34 (12):
  • [8] Design of area efficient single bit comparator circuit using quantum dot cellular automata and its digital logic gates realization
    Chakrabarty R.
    Roy S.
    Pathak T.
    Kumar Mandal N.
    International Journal of Engineering, Transactions B: Applications, 2021, 34 (12):
  • [9] Novel Multi-logic gates using Quantum Dot Cellular Automata with energy dissipation analysis
    Avinashkumar, M.
    Borkute, Anuj
    Goel, Nilesh
    2020 IEEE INTERNATIONAL IOT, ELECTRONICS AND MECHATRONICS CONFERENCE (IEMTRONICS 2020), 2020, : 436 - 442
  • [10] Implementation of Adder Circuit Using Quantum-Dot Cellular Automata-Based Logic Gates
    Kumari, Priyanka
    Sharma, Abhay
    Singh, Arpita
    INTELLIGENT COMMUNICATION, CONTROL AND DEVICES, ICICCD 2017, 2018, 624 : 173 - 185
12345