Investigation of Wirelessly Powered Circuit for Low-Power Adiabatic Logic Circuits

被引：0

作者：

Sakai, Masashi ^{[1
]}

Sekine, Toshikazu ^{[2
]}

Takahashi, Yasuhiro ^{[2
]}

机构：

[1] Gifu Univ, Grad Sch Engn, Yanagido 1-1, Gifu 5011193, Japan

[2] Gifu Univ, Dept Elect & Elect Engn, Gifu 5011193, Japan

来源：

2015 ASIA-PACIFIC MICROWAVE CONFERENCE (APMC), VOLS 1-3 | 2015年

关键词：

Rectenna; adiabatic logic circuit; low-power; rectifier circuit;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, a rectenna for low power logical circuit using adiabatic principle is proposed. To operate the logic circuit with adiabatic principle, our rectenna outputs a quasi-AC voltage instead of DC voltage. The need to ground the on chip MOS-FET's back gate for rectification and the need for resistance to shape the output waveform are described. Basic logic circuits using our rectenna are shown to work correctly. And conditions for adiabatic logic circuit become low power is investigated.

引用

页数：3

共 50 条

[41] Low-power and area-efficient PSK demodulator for wirelessly powered implantable command receivers
Gong, C. -S. A.
Shiue, M. -T.
Yao, K. -W.
Chen, T. -Y.
ELECTRONICS LETTERS, 2008, 44 (14) : 841 - U162
[42] LOW-POWER LOGIC-CIRCUITS - ACTUAL STATE AND PERSPECTIVES
MAJOS, J
LARDY, JL
ONDE ELECTRIQUE, 1978, 58 (12): : 801 - 804
[43] Low-Power Differential Logic Gates for DPA Resistant Circuits
Tena-Sanchez, Erica
Castro, Javier
Acosta, Antonio J.
2014 17TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2014, : 671 - 674
[44] Low-power logic styles for full-adder circuits
Quintana, JM
Avedillo, MJ
Jiménez, R
Rodríguez-Villegas, E
ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 1417 - 1420
[45] Ultracompact and Low-Power Logic Circuits via Workfunction Engineering
Canan, Talha F.
Kaya, Savas
Karanth, Avinash
Louri, Ahmed
IEEE JOURNAL ON EXPLORATORY SOLID-STATE COMPUTATIONAL DEVICES AND CIRCUITS, 2019, 5 (02): : 94 - 102
[46] INDIDO: A novel low-power approach for domino logic circuits
Mushtaq, Umayia
Akram, Md Waseem
Prasad, Dinesh
Islam, Aminul
PHYSICA SCRIPTA, 2024, 99 (07)
[47] A low-power compact switched output adiabatic logic (CSOAL) family
Liu, F
Lau, KT
Siek, L
Chan, PK
INTERNATIONAL JOURNAL OF ELECTRONICS, 1999, 86 (03) : 323 - 328
[48] IAPDL-based low-power adiabatic programmable logic array
Lau, KT
Liu, F
MICROELECTRONICS JOURNAL, 2000, 31 (04) : 235 - 238
[49] Low-Power Adiabatic Computing with Improved Quasistatic Energy Recovery Logic
Upadhyay, Shipra
Nagaria, R. K.
Mishra, R. A.
VLSI DESIGN, 2013, Hindawi Limited, 410 Park Avenue, 15th Floor, 287 pmb, New York, NY 10022, United States (2013)
[50] 0.8 VCMOS adiabatic differential switch logic circuit using bootstrap technique for low-voltage low-power VLSI
Zhang, Y
Chen, HH
Kuo, JB
ELECTRONICS LETTERS, 2002, 38 (24) : 1497 - 1499

← 1 2 3 4 5 →