Investigation of Wirelessly Powered Circuit for Low-Power Adiabatic Logic Circuits

被引:0
|
作者
Sakai, Masashi [1 ]
Sekine, Toshikazu [2 ]
Takahashi, Yasuhiro [2 ]
机构
[1] Gifu Univ, Grad Sch Engn, Yanagido 1-1, Gifu 5011193, Japan
[2] Gifu Univ, Dept Elect & Elect Engn, Gifu 5011193, Japan
关键词
Rectenna; adiabatic logic circuit; low-power; rectifier circuit;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, a rectenna for low power logical circuit using adiabatic principle is proposed. To operate the logic circuit with adiabatic principle, our rectenna outputs a quasi-AC voltage instead of DC voltage. The need to ground the on chip MOS-FET's back gate for rectification and the need for resistance to shape the output waveform are described. Basic logic circuits using our rectenna are shown to work correctly. And conditions for adiabatic logic circuit become low power is investigated.
引用
收藏
页数:3
相关论文
共 50 条
  • [31] Low-power circuit design using adiabatic switching principle
    Ye, YB
    Roy, K
    38TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1996, : 1189 - 1192
  • [32] A Low-Power Circuit Technique for Domino CMOS Logic
    Meher, Preetisudha
    Mahapatra, K. K.
    2013 INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS AND SIGNAL PROCESSING (ISSP), 2013, : 256 - 261
  • [33] A New Low-Power CMOS Dynamic Logic Circuit
    Jia, Song
    Lyu, Shigong
    Meng, Qinglong
    Wu, Fengfeng
    Xu, Heqing
    2013 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2013,
  • [34] Ultra low power circuit design based on Adiabatic Logic
    Sun, Chi-Chia
    Wang, Cheng-Chih
    Sheu, Ming-Hwa
    2014 TENTH INTERNATIONAL CONFERENCE ON INTELLIGENT INFORMATION HIDING AND MULTIMEDIA SIGNAL PROCESSING (IIH-MSP 2014), 2014, : 317 - 320
  • [35] A novel low-power logic circuit design scheme
    Starzyk, Janusz A.
    He, Haibo
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2007, 54 (02) : 176 - 180
  • [36] A power supply circuit recycling charge in adiabatic dynamic CMOS logic circuits
    Ezaki, D
    Hashizume, M
    Yotsuyanagi, H
    Tamesada, T
    DELTA 2004: SECOND IEEE INTERNATIONAL WORKSHOP ON ELECTRONIC DESIGN, TEST APPLICATIONS, PROCEEDINGS, 2004, : 306 - 311
  • [37] Low-Power Register File Using N-type and P-type Adiabatic Logic Circuits
    Li, Linfeng
    Hu, Jianping
    Yu, Lili
    PROCEEDINGS OF THE 2009 PACIFIC-ASIA CONFERENCE ON CIRCUITS, COMMUNICATIONS AND SYSTEM, 2009, : 342 - 345
  • [38] A Low-Power Sensor Interface Circuit for Remotely Powered Implants
    Liu, Xiao
    Dehollain, Catherine
    2013 9TH CONFERENCE ON PH. D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME 2013), 2013, : 321 - 324
  • [39] A 0.8V CMOS TSPC adiabatic DCVS logic circuit with the bootstrap technique for low-power VLSI
    Chen, HP
    Kuo, JB
    ICECS 2004: 11th IEEE International Conference on Electronics, Circuits and Systems, 2004, : 175 - 178
  • [40] A NEW, PRECHARGED, LOW-POWER LOGIC FAMILY FOR GAAS CIRCUITS
    CHANDRAMOULI, V
    MICHELL, N
    SMITH, KF
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (02) : 140 - 143