Modelling the effect of uneven PWB surface on stencil bending during stencil printing process

被引:11
作者
Krammer, Oliver [1 ]
Molnar, Laszlo Milan [1 ]
Jakab, Laszlo [1 ]
Szabo, Andras [2 ]
机构
[1] Budapest Univ Technol & Econ, Dept Elect Technol, H-1111 Budapest, Hungary
[2] Robert BOSCH Elekt Ltd, RBHH PJ TC Verlagerung Hybrid, Hatvan, Hungary
关键词
SOLDER PASTES;
D O I
10.1016/j.microrel.2011.08.012
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In the mass assembly of today's electronic circuits, solder paste is first printed onto the surface of the assembly boards through a metal mask called a stencil. The possible surface differences in level on the PWB, e.g. marking stickers or other protruding objects keep the stencil away from the PWB during stencil printing, can cause excessive printed volume of the solder paste, and solder bridges or other soldering failures can occur after reflow soldering. If these differences in level are not too high or they are sufficiently far from the soldering pads in lateral direction, the stencil can bend down to the pad during stencil printing and the volume of the deposited solder paste will be as expected. In our research a Finite Element Model (FEM) was created to investigate the stencil deformation and to determine the necessary distance between the pads and the local differences in level to achieve complete stencil contact to the PWB. A simple deformation measuring set-up was designed and fitted together to experimentally determine the mechanical parameters of the stencil and the squeegee, which were necessary for the FEM. PWB surface differences in level in the range of 0-90 mu m and stencil foil thicknesses varying between 75 and 175 mu m were inserted into the FEM as geometrical parameters and simulations were executed to calculate the minimum distances which are necessary to achieve perfect stencil contact to the PWB. The FEM was verified by comparing simulation results to experimental results obtained by real stencil printing. (C) 2011 Elsevier Ltd. All rights reserved.
引用
收藏
页码:235 / 240
页数:6
相关论文
共 15 条
[1]  
[Anonymous], 2000, IPC7525
[2]   The evolution of paste pressure during stencil printing [J].
Clements, David J. ;
Desmulliez, Marc P. Y. ;
Abraham, Eitan .
SOLDERING & SURFACE MOUNT TECHNOLOGY, 2007, 19 (03) :9-14
[3]   Rheological characterisation of solder pastes and isotropic conductive adhesives used for flip-chip assembly [J].
Durairaj, R. ;
Mallik, S. ;
Seman, A. ;
Marks, A. ;
Ekere, N. N. .
JOURNAL OF MATERIALS PROCESSING TECHNOLOGY, 2009, 209 (08) :3923-3930
[4]   Critical factors affecting paste flow during the stencil printing of solder paste [J].
Durairaj, R ;
Nguty, TA ;
Ekere, NN .
SOLDERING & SURFACE MOUNT TECHNOLOGY, 2001, 13 (02) :30-34
[5]   Design and optimization of thermo-mechanical reliability in wafer level packaging [J].
Fan, X. J. ;
Varia, B. ;
Han, Q. .
MICROELECTRONICS RELIABILITY, 2010, 50 (04) :536-546
[6]   Sub process challenges in ultra fine pitch stencil printing of type-6 and type-7 Pb-free solder pastes for flip chip assembly applications [J].
Jackson, GJ ;
Hendriksen, MW ;
Kay, RW ;
Desmulliez, M ;
Durairaj, RK ;
Ekere, NN .
SOLDERING & SURFACE MOUNT TECHNOLOGY, 2005, 17 (01) :24-32
[7]  
Jianbiao Pan, 1999, Twenty Fourth IEEE/CPMT International Electronics Manufacturing Technology Symposium (Cat. No.99CH36330), P94, DOI 10.1109/IEMT.1999.804801
[8]   Ultra-fine pitch stencil printing for a low cost and low temperature flip-chip assembly process [J].
Kay, Robert W. ;
Stoyanov, Stephen ;
Glinski, Greg P. ;
Bailey, Chris ;
Desmulliez, Marc P. Y. .
IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2007, 30 (01) :129-136
[9]   Investigating the self-alignment of chip components during reflow soldering [J].
Department of Electronics Technology, BME, Building V2, H-1111 Budapest Goldmann Gy. t. 3, Hungary .
Period Polytech Electr Eng, 2008, 1-2 (67-75) :67-75
[10]  
Mannan S.H., 1993, Soldering Surface Mount Technology, V5, P14