共 15 条
[1]
An FPGA implementation for a high throughput adaptive filter using distributed arithmetic
[J].
12TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS,
2004,
:324-325
[3]
Allred DJ, 2004, 2004 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL V, PROCEEDINGS, P161
[4]
A DIGITAL ADAPTIVE FILTER USING A MEMORY-ACCUMULATOR ARCHITECTURE - THEORY AND REALIZATION
[J].
IEEE TRANSACTIONS ON ACOUSTICS SPEECH AND SIGNAL PROCESSING,
1983, 31 (03)
:541-549
[6]
Croisier A., 1973, U.S. Patent, Patent No. 3777130
[7]
Modified Sliding-Block Distributed Arithmetic with Offset Binary Coding for Adaptive Filters
[J].
JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY,
2011, 63 (01)
:153-163
[8]
KAMMEYER K, 1976, P EUR C CIRC THEOR D
[9]
QUANTIZATION-ERROR ANALYSIS OF DISTRIBUTED ARITHMETIC
[J].
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS,
1977, 24 (12)
:681-689
[10]
Mitra SK., 2001, DIGIT SIGNAL PROCESS