Three-Level Optimized Pulse Patterns With Reduced Common-Mode Voltage

被引:1
作者
Koukoula, Isavella [1 ]
Karamanakos, Petros [1 ]
Geyer, Tobias [2 ]
机构
[1] Tampere Univ, Fac Inf Technol & Commun Sci, Tampere, Finland
[2] ABB Switzerland Ltd, ABB Syst Drives, Turgi, Switzerland
来源
2022 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE) | 2022年
关键词
Optimal control; Voltage Source Converter (VSC); Modulation scheme; Pulse Width Modulation (PWM); Medium voltage converter; REDUCTION; PWM; MODULATION; INVERTER;
D O I
10.1109/ECCE50734.2022.9948149
中图分类号
TE [石油、天然气工业]; TK [能源与动力工程];
学科分类号
0807 ; 0820 ;
摘要
This paper proposes the computation of three-level optimized pulse patterns (OPPs) with reduced common-mode voltage (CMV) over the whole range of modulation indices. Limiting the CMV, however, gives rise to increased current harmonics. To mitigate this, the OPP optimization problem is reformulated to allow for symmetry relaxations and multipolar switch positions. In doing so, the current harmonics not only remain low, but they are occasionally even lower than those of traditional OPPs. The presented numerical results, based on a medium-voltage (MV) drive consisting of a three-level converter and an induction machine, demonstrate the benefits of the proposed approach.
引用
收藏
页数:8
相关论文
共 12 条
[1]   Generalized Three-Level Optimal Pulse Patterns With Lower Harmonic Distortion [J].
Birth, Annika ;
Geyer, Tobias ;
Mouton, Hendrik du Toit ;
Dorfling, Martinus .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2020, 35 (06) :5741-5752
[2]   OPTIMAL PULSEWIDTH MODULATION FOR FEEDING AC MOTORS [J].
BUJA, GS ;
INDRI, GB .
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 1977, 13 (01) :38-44
[3]   Performance Analysis of Reduced Common-Mode Voltage PWM Methods and Comparison With Standard PWM Methods for Three-Phase Voltage-Source Inverters [J].
Hava, Ahmet M. ;
Un, Emre .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2009, 24 (1-2) :241-252
[4]  
Hava Ahmet M., 2011, IEEE IND APPL MAG, V26, P1385
[5]   Optimal Current Trajectories for Power Converters with Minimal Common Mode Voltage [J].
Hokayem, Peter ;
Pejcic, Ivan ;
Oikonomou, Nikolaos .
IFAC PAPERSONLINE, 2017, 50 (01) :2107-2112
[6]   Performance analysis of zero common-mode voltage pulse-width modulation techniques for three-level neutral point clamped inverters [J].
Kai, Li ;
Zhao, Jiancheng ;
Wu, Wenjie ;
Li, Mengshu ;
Ma, Lan ;
Zhang, Gang .
IET POWER ELECTRONICS, 2016, 9 (14) :2654-2664
[7]   A Reduced Common-Mode-Voltage Pulsewidth Modulation Method With Output Harmonic Distortion Minimization for Three-Level Neutral-Point-Clamped Inverters [J].
Khoa Dang Pham ;
Nho Van Nguyen .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2020, 35 (07) :6944-6962
[8]   A new PWM strategy for common-mode voltage reduction in neutral-point-clamped inverter-fed AC motor drives [J].
Kim, HJ ;
Lee, HD ;
Sul, SK .
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2001, 37 (06) :1840-1845
[9]   Multilevel Inverter to Reduce Common Mode Voltage in AC Motor Drives Using SPWM Technique [J].
Renge, Mohan M. ;
Suryawanshi, Hiralal M. .
JOURNAL OF POWER ELECTRONICS, 2011, 11 (01) :21-27
[10]   Evaluation of Carrier-Based Modulation Techniques With Common-Mode Voltage Reduction for Neutral Point Clamped Converter [J].
Tsai, Meng-Jiang ;
Chen, Hsin-Chih ;
Tsai, Meng-Ru ;
Wang, Yao-Bang ;
Cheng, Po-Tai .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2018, 33 (04) :3268-3275