A Low-Power Management Technique for High-Performance Domino Circuits

被引：0

作者：

Tsai, Yu-Tzu ^{[1
]}

Tsai, Cheng-Chih ^{[1
,2
]}

Chien, Cheng-An

Cheng, Ching-Hwa ^{[1
]}

Guo, Jiun-In ^{[2
]}

机构：

[1] Feng Chia Univ, Dept Elect Engn, 100 Wenhwa Rd, Taichung 40724, Taiwan

[2] Natl Chung Cheng Univ, Dept CSIE, Taichung, Taiwan

来源：

2011 16TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC) | 2011年

关键词：

power management; domino circuit;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

Exploiting a charge sharing method enables a performance power management design for domino circuits. The domino circuits have both high performance and low power consumption. A test chip has been successfully validated using TSMC 0.13um CMOS technology. Reductions in dynamic power consumption of 68% and static power consumption of 15% are achieved.

引用

页数：2

共 50 条

[1] A LOW-POWER VDD-MANAGEMENT TECHNIQUE FOR HIGH-SPEED DOMINO CIRCUITS
Tsai, Yu-Tzu
Huang, Hsiang-Hui
Hsu, Sheng-Wei
Cheng, Ching-Hwa
Guo, Jiun-In
2011 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2011, : 394 - 397
[2] FDSTDL: Low-power technique for FinFET domino circuits
Garg, Sandeep
Gupta, Tarun K.
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2019, 47 (06) : 917 - 940
[3] Low-power high-performance FinFET sequential circuits
Tawfik, Shenf A.
Kursuri, Volkan
20TH ANNIVERSARY IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2007, : 145 - 148
[4] Low-power high-performance arithmetic circuits and architectures
Fahim, AM
Elmasry, MI
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (01) : 90 - 94
[5] SCDNDTDL: a technique for designing low-power domino circuits in FinFET technology
Sandeep Garg
Tarun K. Gupta
Journal of Computational Electronics, 2020, 19 : 1249 - 1267
[6] SCDNDTDL: a technique for designing low-power domino circuits in FinFET technology
Garg, Sandeep
Gupta, Tarun K.
JOURNAL OF COMPUTATIONAL ELECTRONICS, 2020, 19 (03) : 1249 - 1267
[7] Vertically integrated SOI circuits for low-power and high-performance applications
Wei, LQ
Zhang, RT
Roy, K
Chen, ZP
Janes, DB
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2002, 10 (03) : 351 - 362
[8] A New Technique for Designing Low-Power High-Speed Domino Logic Circuits in FinFET Technology
Garg, Sandeep
Gupta, Tarun K.
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2019, 28 (10)
[9] Mixed Full Adder topologies for high-performance low-power arithmetic circuits
Alioto, M.
Di Cataldo, G.
Palumbob, G.
MICROELECTRONICS JOURNAL, 2007, 38 (01) : 130 - 139
[10] Low-power high-performance non-binary CMOS arithmetic circuits
Lin, R
2000 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 2000, : 477 - 486

← 1 2 3 4 5 →